research-article

Performance evaluation of wireless NoCs in presence of irregular network routing strategies

Authors:

Partha Pratim Pande,

Deukhyoun HeoAuthors Info & Claims

DATE '14: Proceedings of the conference on Design, Automation & Test in Europe

Article No.: 272, Pages 1 - 6

Published: 24 March 2014 Publication History

Abstract

The millimeter (mm)-wave small-world wireless NoC (mSWNoC) is an enabling interconnect architecture to design high performance and low power multicore chips. As the mSWNoC has an overall irregular topology, it is extremely important to design suitable deadlock-free routing mechanisms for it. In this paper we quantify the latency, energy dissipation, and thermal profiles of mSWNoC architectures by incorporating irregular network routing strategies. We demonstrate that the latency, energy dissipation, and thermal profile are affected by the adopted routing methodologies. In presence of the benchmarks considered, the variation in latency and energy dissipation is small. However, the network hotspot temperature can vary considerably depending on the exact routing strategy and the characteristics of the benchmark.

References

[1]

P. Wettin, et al., "Energy-Efficient Multicore Chip Design Through Cross-Layer Approach." Proc. of DATE, 2013, pp. 725--730.

Digital Library

[2]

T. Petermann and P. De Los Rios, "Spatial Small-World Networks: A Wiring Cost Perspective," arXiv: cond-mat/0501420v2.

[3]

J. Flich, et al., "A Survey and Evaluation of Topology-Agnostic Deterministic Routing Algorithms," IEEE Trans. On Parallel and Distributed Systems, vol. 23, no. 3, 2012, pp. 405--425.

Digital Library

[4]

H. Chi and C. Tang, "A Deadlock-Free Routing Scheme for Interconnection Networks with Irregular Topology," Proc. of ICPADS, 1997, pp. 88--95.

Digital Library

[5]

O. Lysne, et al., "Layered Routing in Irregular Networks," IEEE Trans. on Parallel and Distributed Systems, vol. 17, no. 1, 2006, pp. 51--65.

Digital Library

[6]

R. Marculescu, et al., "Out-standing Research Problems in NoC Design: System, Microarchitecture, and Circuit Perspectives," IEEE Trans. CAD of Integr. Circuits Syst., vol. 28, no. 1, 2009, pp. 3--21.

Digital Library

[7]

U. Y. Ogras and R. Marculescu, "Application-Specific Network-on-Chip Architecture Customization via Long-Range Link Insertion," Proc. of ICCAD, 2005, pp.246--253.

Digital Library

[8]

U. Y. Ogras and R. Marculescu, "It's a Small World After All: NoC Performance Optimization via Long-Range Link Inser-tion," IEEE Trans. Very Large Scale Integr. Syst., vol. 14, no. 7, 2006, pp. 693--706.

Digital Library

[9]

A. Kumar, et al., "Toward Ideal On-Chip Communication Using Express Virtual Channels," IEEE Micro, vol. 28, no. 1, 2008, pp. 80--90.

Digital Library

[10]

S. Deb, et al., "Design of an Energy Efficient CMOS Compatible NoC Architecture with Millimeter-Wave Wireless Interconnects," IEEE Trans. Comput., 2012, pp. 2382--2396.

Digital Library

[11]

S. Deb, et al., "Wireless NoC as Interconnection Backbone for Multicore Chips: Promises and Challenges," IEEE J. Emerg. Sel. Topic Circuits Syst., vol. 2, no. 2, 2012, pp. 228--239.

[12]

D. Zhao and Y. Wang, "SD-MAC: Design and Synthesis of a Hardware-Efficient Collision-Free QoS-Aware MAC Protocol for Wireless Network-on-Chip," IEEE Trans. Comput., vol. 57, no. 9, 2008, pp. 1230--1245.

Digital Library

[13]

S. B. Lee, et al., "A Scalable Micro Wireless Interconnect Structure for CMPs," Proc. of ACM MobiCom, 2009, pp. 20--25.

Digital Library

[14]

D. DiTomaso, et al., "iWise: Inter-router Wireless Scalable Express Channels for Network-on-Chips (NoCs) Architectures," Proc. of HOTI, 2011, pp. 11--18.

Digital Library

[15]

A. Ganguly, et al., "Scalable Hybrid Wireless Network-on-Chip Architectures for Multi-Core Systems," IEEE Trans. Comput., vol. 60, no. 10, 2011, pp.1485--1502.

Digital Library

[16]

A. Ganguly, et al., "Complex Network Inspired Fault-Tolerant NoC Architectures with Wireless Links," Proc. of NOCS, 2011, pp. 169--176.

Digital Library

[17]

D. J. Watts and S. H. Strogatz, "Collective Dynamics of 'Small-World' Networks," Nature, 393, 1998, pp. 440--442.

[18]

P. P. Pande, et al., "Performance Evaluation and Design Trade-offs for Network-on-Chip Interconnect Architectures," IEEE Trans. Comput., vol. 54, no. 8, 2005, pp. 1025--1040.

Digital Library

[19]

A. Kumar, L.-S. Peh, and N. K. Jha, "Token Flow Control," Proc. of MICRO, 2008, pp. 342--353.

Digital Library

[20]

F. O. Sem-Jacobsen and O. Lysne, "Topology Agnostic Dynamic Quick Reconfiguration for Large-Scale Interconnection Networks," Proc. of CCGrid, 2012, pp. 228--235.

Digital Library

[21]

B. A. Floyd, C.-M. Hung, and K. K. O, "Intra-Chip Wireless Interconnect for Clock Distribution Implemented with Integrated Antennas, Receivers, and Transmitters," IEEE J. Solid-State Circuits, vol. 37, no. 5, pp. 543--552.

[22]

N. Binkert, et al., "The GEM5 Simulator," ACM SIGARCH Computer Architecture News, 39(2), 2011, pp. 1--7.

Digital Library

[23]

S. C. Woo, et al., "The SPLASH-2 Programs: Characterization and Methodological Considerations," Proc. of ISCA, 1995, pp. 24--36.

Digital Library

[24]

C. Bienia, "Benchmarking Modern Multiprocessors," Ph.D. dissertation, Dept. Computer Science, Princeton Univ., Princeton NJ, 2011.

Digital Library

[25]

S. Li, et al., "McPAT: an integrated power, area, and timing modeling framework for multicore and manycore architectures," Proc. of MICRO, 2009, pp. 469--480.

Digital Library

[26]

K. Skadron, et al., "Temperature-Aware Microarchitecture," Proc. of ISCA, 2003, pp. 2--13.

Digital Library

Cited By

Mortazavi SAkbar RSafaei FRezaei A(2019)A fault-tolerant and congestion-aware architecture for wireless networks-on-chipWireless Networks10.1007/s11276-019-01962-325:6(3675-3687)Online publication date: 20-Jul-2019
https://dl.acm.org/doi/10.1007/s11276-019-01962-3
Mohseni ZReshadi M(2018)A deadlock-free routing algorithm for irregular 3D network-on-chips with wireless linksThe Journal of Supercomputing10.1007/s11227-017-2173-974:2(953-969)Online publication date: 1-Feb-2018
https://dl.acm.org/doi/10.1007/s11227-017-2173-9
Kiani VReshadi M(2017)Mapping multiple applications onto 3D NoC-based MPSoCs supporting wireless linksThe Journal of Supercomputing10.1007/s11227-016-1908-373:5(2187-2213)Online publication date: 1-May-2017
https://dl.acm.org/doi/10.1007/s11227-016-1908-3
Show More Cited By

Index Terms

Performance evaluation of wireless NoCs in presence of irregular network routing strategies
1. Hardware

Recommendations

Design of an Energy-Efficient CMOS-Compatible NoC Architecture with Millimeter-Wave Wireless Interconnects

The Network-on-chip (NoC) is an enabling technology to integrate large numbers of embedded cores on a single die. The existing methods of implementing a NoC with planar metal interconnects are deficient due to high latency and significant power ...
P-NoC: Performance Evaluation and Design Space Exploration of NoCs for Chip Multiprocessor Architecture Using FPGA
Abstract
The network-on-chip (NoC) has emerged as an efficient and scalable communication fabric for chip multiprocessors (CMPs) and multiprocessor system on chips (MPSoCs). The NoC architecture, the routers micro-architecture and links influence the ...
A New On-Chip Interconnection Network for System-on-Chip
ICESS '08: Proceedings of the 2008 International Conference on Embedded Software and Systems

With the feature size of semiconductor technology reducing and intellectual properties (IP) cores increasing, on chip communication architectures have a great influence on the performance and area of System-on-Chip (SoC) design. Network-on-Chip (NoC) ...

Comments

Information & Contributors

Information

Published In

cover image ACM Other conferences

DATE '14: Proceedings of the conference on Design, Automation & Test in Europe

March 2014

1959 pages

ISBN:9783981537024

General Chairs:
Gerhard Fettweis
TU Dresden, DE
,
Wolfgang Nebel
OFFIS, DE

Sponsors

EDAA: European Design Automation Association
ECSI
EDAC: Electronic Design Automation Consortium
IEEE Council on Electronic Design Automation (CEDA)
The Russian Academy of Sciences: The Russian Academy of Sciences

In-Cooperation

SIGDA: ACM Special Interest Group on Design Automation

Publisher

European Design and Automation Association

Leuven, Belgium

Publication History

Published: 24 March 2014

Check for updates

Author Tags

Qualifiers

Research-article

Conference

DATE '14

Sponsor:

EDAA
EDAC
The Russian Academy of Sciences

DATE '14: Design, Automation and Test in Europe

March 24 - 28, 2014

Dresden, Germany

Acceptance Rates

Overall Acceptance Rate 518 of 1,794 submissions, 29%

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

6
Total Citations
View Citations
64
Total Downloads

Downloads (Last 12 months)2
Downloads (Last 6 weeks)0

Reflects downloads up to 03 Jan 2025

Other Metrics

View Author Metrics

Citations

Cited By

Mortazavi SAkbar RSafaei FRezaei A(2019)A fault-tolerant and congestion-aware architecture for wireless networks-on-chipWireless Networks10.1007/s11276-019-01962-325:6(3675-3687)Online publication date: 20-Jul-2019
https://dl.acm.org/doi/10.1007/s11276-019-01962-3
Mohseni ZReshadi M(2018)A deadlock-free routing algorithm for irregular 3D network-on-chips with wireless linksThe Journal of Supercomputing10.1007/s11227-017-2173-974:2(953-969)Online publication date: 1-Feb-2018
https://dl.acm.org/doi/10.1007/s11227-017-2173-9
Kiani VReshadi M(2017)Mapping multiple applications onto 3D NoC-based MPSoCs supporting wireless linksThe Journal of Supercomputing10.1007/s11227-016-1908-373:5(2187-2213)Online publication date: 1-May-2017
https://dl.acm.org/doi/10.1007/s11227-016-1908-3
Lee JKang KChoi K(2015)REDELFACM Journal on Emerging Technologies in Computing Systems10.1145/275156012:3(1-22)Online publication date: 21-Sep-2015
https://dl.acm.org/doi/10.1145/2751560
Das SLee DKim DPande PJones ALi HCoskun AMargala M(2015)Small-World Network Enabled Energy Efficient and Robust 3D NoC ArchitecturesProceedings of the 25th edition on Great Lakes Symposium on VLSI10.1145/2742060.2742085(133-138)Online publication date: 20-May-2015
https://dl.acm.org/doi/10.1145/2742060.2742085
Kim RLiu GWettin PMarculescu RMarculescu DPande PChatha KErnst RRaghunathan AIyer R(2014)Energy-efficient VFI-partitioned multicore design using wireless NoC architecturesProceedings of the 2014 International Conference on Compilers, Architecture and Synthesis for Embedded Systems10.1145/2656106.2656120(1-9)Online publication date: 12-Oct-2014
https://dl.acm.org/doi/10.1145/2656106.2656120

View Options

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Publication

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

Media

Figures

Other

Tables

View Table of Contents