Article

Token flow control

Authors:

Niraj K. JhaAuthors Info & Claims

MICRO 41: Proceedings of the 41st annual IEEE/ACM International Symposium on Microarchitecture

Pages 342 - 353

Published: 08 November 2008 Publication History

Abstract

As companies move towards many-core chips, an efficient on-chip communication fabric to connect these cores assumes critical importance. To address limitations to wire delay scalability and increasing bandwidth demands, state-of-the-art on-chip networks use a modular packet-switched design with routers at every hop which allow sharing of network channels over multiple packet flows. This, however, leads to packets going through a complex router pipeline at every hop, resulting in the overall communication energy/delay being dominated by the router overhead, as opposed to just wire energy/delay.

References

[1]

K. Sankaralingam, R. Nagarajan, H. Liu, C. Kim, J. Huh, S. W. Keckler, D. Burger, and C. R. Moore, "Exploiting ILP, TLP, and DLP with the polymorphous TRIPS architecture," in ISCA, June 2003.

Digital Library

[2]

M. B. Taylor, W. Lee, J. Miller, D. Wentzlaff, I. Bratt, B. Greenwald, H. Hoffman, P. Johnson, J. Kim, J. Psota, A. Saraf, N. Shnidman, V. Strumpen, M. Frank, S. Amarasinghe, and A. Agarwal, "Evaluation of the Raw microprocessor: An exposed-wire-delay architecture for ILP and streams," in ISCA, June 2004.

Digital Library

[3]

Y. Hoskote, S. Vangal, A. Singh, N. Borkar, and S. Borkar, "A 5-GHz mesh interconnect for a teraflops processor," IEEE Micro, vol. 27, no. 5, Sept. 2007.

Digital Library

[4]

L. Benini and G. De Micheli, "Networks on chips: A new SoC paradigm," IEEE Computer, vol. 35, no. 1, pp. 70-78, Jan. 2002.

Digital Library

[5]

H.-S. Wang, L.-S. Peh, and S. Malik, "Power-driven design of router microarchitectures in on-chip networks," in MICRO, Nov. 2003.

Digital Library

[6]

A. Kumar, L.-S. Peh, P. Kundu, and N. K. Jha, "Express virtual channels: Towards the ideal interconnection fabric," in Proc. ISCA (and IEEE Micro Top Picks 2008), June 2007.

Digital Library

[7]

W. J. Dally and B. Towles, Principles and Practices of Interconnection Networks. Morgan Kaufmann Publishers, 2004.

Digital Library

[8]

M. Galles, "Scalable pipelined interconnect for distributed end-point routing: The SGI SPIDER chip." in HotI, Aug. 1996.

[9]

A. Kumar, P. Kundu, A. Singh, L.-S. Peh, and N. K. Jha, "A 4.6Tbits/s 3.6GHz single-cycle NoC router with a novel switch allocator in 65nm CMOS," in ICCD, Oct. 2007.

[10]

Y. Tamir and G. L. Frazier, "Dynamically-allocated multiqueue buffers for VLSI communication switches," IEEE Trans. Computers , vol. 41, no. 6, June 1992.

Digital Library

[11]

R. Mullins, A. West, and S. Moore, "Low-latency virtual-channel routers for on-chip networks," in ISCA, June 2004.

Digital Library

[12]

L.-S. Peh and W. J. Dally, "A delay model and speculative architecture for pipelined routers," in HPCA, Jan. 2001.

Digital Library

[13]

P. Gratz, C. Kim, R. McDonald, S. W. Keckler, and D. Burger, "Implementation and evaluation of on-chip network architectures," in ICCD, Oct. 2006.

[14]

C. J. Glass and L. M. Ni, "The turn model for adaptive routing," in ISCA, May 1992.

Digital Library

[15]

J. Kim, D. Park, T. Theocharides, N. Vijaykrishnan, and C. R. Das, "A low latency router supporting adaptivity for on-chip interconnects," in DAC, June 2005.

Digital Library

[16]

P. Gratz, B. Grot, and S. W. Keckler, "Regional congestion awareness for load balance in networks-on-chip," in HPCA, Feb. 2008.

[17]

H.-S. Wang, X. Zhu, L.-S. Peh, and S. Malik, "Orion: A power-performance simulator for interconnection networks," in MICRO, Nov. 2002.

Digital Library

[18]

P. T. Gaughan and S. Yalamanchili, "A family of fault-tolerant routing protocols for direct multiprocessor networks," IEEE Trans. Parallel and Distributed Systems, vol. 6, no. 5, May 1995.

Digital Library

[19]

N. E. Jerger, M. Lipasti, and L.-S. Peh, "Circuit-switched coherence," in Proc. Int. Symp. Networks-on-Chip, Apr. 2008.

Digital Library

[20]

J. Kim, W. J. Dally, B. Towles, and A. K. Gupta, "Microarchitecture of a high-radix router," in ISCA, June 2006.

Digital Library

[21]

S. S. Mukherjee, P. Bannon, S. Lang, A. Spink, and D. Webb, "The Alpha 21364 network architecture," IEEE Micro, vol. 22, no. 1, pp. 26-35, Jan./Feb. 2002.

Digital Library

Cited By

Monemi APérez ILeyva NVallejo EBeivide RMoretó MKrishna TKim JAbadal SMiguel J(2021)PIugSMARTProceedings of the 15th IEEE/ACM International Symposium on Networks-on-Chip10.1145/3479876.3481601(41-48)Online publication date: 14-Oct-2021
https://dl.acm.org/doi/10.1145/3479876.3481601
Parasar MJerger NGratz PMiguel JKrishna Tde Supinski BHall MGamblin T(2021)SEECProceedings of the International Conference for High Performance Computing, Networking, Storage and Analysis10.1145/3458817.3476140(1-14)Online publication date: 14-Nov-2021
https://dl.acm.org/doi/10.1145/3458817.3476140
Huang JMajumder PKim SMuzahid AYum KKim EMartínez JDuato JJohn L(2021)Communication algorithm-architecture co-design for distributed deep learningProceedings of the 48th Annual International Symposium on Computer Architecture10.1109/ISCA52012.2021.00023(181-194)Online publication date: 14-Jun-2021
https://dl.acm.org/doi/10.1109/ISCA52012.2021.00023
Show More Cited By

Recommendations

Worm-Bubble Flow Control
HPCA '13: Proceedings of the 2013 IEEE 19th International Symposium on High Performance Computer Architecture (HPCA)

Deadlock-free flow control should be designed with minimal cost, particularly for on-chip designs where area and power resources are greatly constrained. While Bubble Flow Control, proposed a decade ago, can avoid deadlock in VCT-switched tori with only ...
Enhancing Butterfly Fat Tree NoCs for FPGAs with Lightweight Flow Control
FPGA '19: Proceedings of the 2019 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays

FPGA overlay networks-on-chip (NoCs) based on Butterfly Fat Tree (BFT) topology and lightweight flow control can outperform state-of-the-art FPGA NoCs, such as Hoplite and others, on metrics such as throughput, latency, cost and power efficiency, and ...
Evaluating Elastic Buffer and Wormhole Flow Control

With the emergence of on-chip networks, router buffer power has become a primary concern. Elastic buffer (EB) flow control utilizes existing pipeline flip-flops in the channels to implement distributed FIFOs, eliminating the need for input buffers at ...

Comments

Information & Contributors

Information

Published In

cover image ACM Conferences

MICRO 41: Proceedings of the 41st annual IEEE/ACM International Symposium on Microarchitecture

November 2008

483 pages

ISBN:9781424428366

Sponsors

SIGMICRO: ACM Special Interest Group on Microarchitectural Research and Processing

Publisher

IEEE Computer Society

United States

Publication History

Published: 08 November 2008

Check for updates

Qualifiers

Article

Conference

MICRO-41

Sponsor:

SIGMICRO

MICRO-41: The 41st Annual IEEE/ACM International Symposium on Microarchitecture

November 8 - 12, 2008

Acceptance Rates

MICRO 41 Paper Acceptance Rate 40 of 210 submissions, 19%;

Overall Acceptance Rate 484 of 2,242 submissions, 22%

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

41
Total Citations
View Citations
407
Total Downloads

Downloads (Last 12 months)8
Downloads (Last 6 weeks)0

Reflects downloads up to 14 Jan 2025

Other Metrics

View Author Metrics

Citations

Cited By

Monemi APérez ILeyva NVallejo EBeivide RMoretó MKrishna TKim JAbadal SMiguel J(2021)PIugSMARTProceedings of the 15th IEEE/ACM International Symposium on Networks-on-Chip10.1145/3479876.3481601(41-48)Online publication date: 14-Oct-2021
https://dl.acm.org/doi/10.1145/3479876.3481601
Parasar MJerger NGratz PMiguel JKrishna Tde Supinski BHall MGamblin T(2021)SEECProceedings of the International Conference for High Performance Computing, Networking, Storage and Analysis10.1145/3458817.3476140(1-14)Online publication date: 14-Nov-2021
https://dl.acm.org/doi/10.1145/3458817.3476140
Huang JMajumder PKim SMuzahid AYum KKim EMartínez JDuato JJohn L(2021)Communication algorithm-architecture co-design for distributed deep learningProceedings of the 48th Annual International Symposium on Computer Architecture10.1109/ISCA52012.2021.00023(181-194)Online publication date: 14-Jun-2021
https://dl.acm.org/doi/10.1109/ISCA52012.2021.00023
Mortazavi SAkbar RSafaei FRezaei A(2019)A fault-tolerant and congestion-aware architecture for wireless networks-on-chipWireless Networks10.1007/s11276-019-01962-325:6(3675-3687)Online publication date: 1-Aug-2019
https://dl.acm.org/doi/10.1007/s11276-019-01962-3
Wang LHu SBetis GRanjan R(2016)A Computing Perspective on Smart CityIEEE Transactions on Computers10.1109/TC.2016.253805965:5(1337-1338)Online publication date: 1-May-2016
https://dl.acm.org/doi/10.1109/TC.2016.2538059
Lotfi-Kamran PModarressi MSarbazi-Azad H(2016)An Efficient Hybrid-Switched Network-on-Chip for Chip MultiprocessorsIEEE Transactions on Computers10.1109/TC.2015.244984665:5(1656-1662)Online publication date: 1-May-2016
https://dl.acm.org/doi/10.1109/TC.2015.2449846
Kim HKim GYeo HKim JMaeng S(2016)Design and Analysis of Hybrid Flow Control for Hierarchical Ring Network-on-ChipIEEE Transactions on Computers10.1109/TC.2015.241752565:2(480-494)Online publication date: 1-Feb-2016
https://dl.acm.org/doi/10.1109/TC.2015.2417525
Pande PKim RChoi WChen ZMarculescu DMarculescu RMarculescu DLiu F(2015)The (Low) Power of Less WiringProceedings of the IEEE/ACM International Conference on Computer-Aided Design10.5555/2840819.2840843(165-169)Online publication date: 2-Nov-2015
https://dl.acm.org/doi/10.5555/2840819.2840843
Jang HKim JGratz PYum KKim E(2015)Bandwidth-efficient on-chip interconnect designs for GPGPUsProceedings of the 52nd Annual Design Automation Conference10.1145/2744769.2744803(1-6)Online publication date: 7-Jun-2015
https://dl.acm.org/doi/10.1145/2744769.2744803
Xu YZhao BZhang YYang J(2015)Simple Virtual Channel Allocation for High-Throughput and High-Frequency On-Chip RoutersACM Transactions on Parallel Computing10.1145/27423492:1(1-23)Online publication date: 21-May-2015
https://dl.acm.org/doi/10.1145/2742349
Show More Cited By

View Options

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Publication

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

Media

Figures

Other

Tables

View Table of Contents