research-article

Efficient Mapping of Applications for Future Chip-Multiprocessors in Dark Silicon Era

Authors:

Mohaddeseh Hoveida,

Fatemeh Aghaaliakbari,

Ramin Bashizade,

Mohammad Arjomand,

Hamid Sarbazi-AzadAuthors Info & Claims

ACM Transactions on Design Automation of Electronic Systems (TODAES), Volume 22, Issue 4

Article No.: 70, Pages 1 - 26

https://doi.org/10.1145/3055202

Published: 15 June 2017 Publication History

Abstract

The failure of Dennard scaling has led to the utilization wall that is the source of dark silicon and limits the percentage of a chip that can actively switch within a given power budget. To address this issue, a structure is needed to guarantee the limited power budget along with providing sufficient flexibility and performance for different applications with various communication requirements. In this article, we present a general-purpose platform for future many-core Chip-Multiprocessors (CMPs) that benefits from the advantages of clustering, Network-on-Chip (NoC) resource sharing among cores, and power gating the unused components of clusters. We also propose two task mapping methods for the proposed platform in which active and dark cores are dispersed appropriately, so that an excess of power budget can be obtained. Our evaluations reveal that the first and second proposed mapping mechanisms respectively reduce the execution time by up to 28.6% and 39.2% and the NoC power consumption by up to 11.1% and 10%, and gain an excess power budget of up to 7.6% and 13.4% over the baseline architecture.

References

[1]

Semiconductor Industry Association and others. 2009. ITRS: International Technology Roadmap for Semiconductors. (2009).

[2]

James Balfour and William J. Dally. 2006. Design tradeoffs for tiled CMP on-chip networks. In Proceedings of the 20th Annual International Conference on Supercomputing. ACM, 187--198.

Digital Library

[3]

Michael A. Bender, David P. Bunde, Erik D. Demaine, Sándor P. Fekete, Vitus J. Leung, Henk Meijer, and Cynthia A. Phillips. 2005. Communication-aware processor allocation for supercomputers. In Algorithms and Data Structures. Springer, 169--181.

Digital Library

[4]

Christian Bienia and Kai Li. 2009. PARSEC2.0: A new benchmark suite for chip-multiprocessors. In Proceedings of the 5th Annual Workshop on Modeling, Benchmarking and Simulation, Vol. 2011.

[5]

Trevor E. Carlson, Wim Heirman, and Lieven Eeckhout. 2011. Sniper: Exploring the level of abstraction for scalable and accurate parallel multi-core simulation. In Proceedings of the International Conference for High Performance Computing, Networking, Storage and Analysis. ACM, 52.

Digital Library

[6]

Lizhong Chen and Timothy M. Pinkston. 2012. Nord: Node-router decoupling for effective power-gating of on-chip routers. In Proceedings of the 45th Annual IEEE/ACM International Symposium on Microarchitecture. IEEE Computer Society, 270--281.

Digital Library

[7]

Xuning Chen and Li-Shiuan Peh. 2003. Leakage power modeling and optimization in interconnection networks. In Proceedings of the International Symposium on Low Power Electronics and Design. ACM, 90--95.

Digital Library

[8]

Chen-Ling Chou and others. 2008. Energy- and performance-aware incremental mapping for networks on chip with multiple voltage levels. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 27, 10 (2008), 1866--1879.

Digital Library

[9]

Chen-Ling Chou and Radu Marculescu. 2007. Incremental run-time application mapping for homogeneous NoCs with multiple voltage levels. In Proceedings of the 5th IEEE/ACM International Conference on Hardware/software Codesign and System Synthesis. ACM, 161--166.

Digital Library

[10]

William J. Dally. 1992. Virtual-channel flow control. IEEE Transactions on Parallel and Distributed Systems 3, 2 (1992), 194--205.

Digital Library

[11]

William James Dally and others. 2004. Principles and Practices of Interconnection Networks. Elsevier.

[12]

Hadi Esmaeilzadeh and others. 2011. Dark silicon and the end of multicore scaling. In Proceedings of the 38th Annual International Symposium on Computer Architecture (ISCA’11). IEEE, 365--376.

Digital Library

[13]

Chris Fallin and others. 2011. CHIPPER: A low-complexity bufferless deflection router. In IEEE 17th International Symposium on High Performance Computer Architecture (HPCA’11). IEEE, 144--155.

[14]

Nathan Goulding-Hotta and others. 2012. Greendroid: an Architecture for the Dark Silicon Age. In Proceedings of the 17th Asia and South Pacific Design Automation Conference (ASP-DAC’12). IEEE, 100--105.

[15]

Mohammad-Hashem Haghbayan and others. 2014. Dark silicon aware power management for manycore systems under dynamic workloads. In 32nd IEEE International Conference on Computer Design (ICCD’14). IEEE, 509--512.

[16]

Yatin Hoskote and others. 2007. A 5-GHz Mesh Interconnect for a Teraflops Processor. IEEE Micro 5 (2007), 51--61.

[17]

Jason Howard and others. 2011. A 48-core IA-32 processor in 45 nm CMOS using on-die message-passing and DVFS for performance and power scaling. IEEE Journal of Solid-State Circuits 46, 1 (2011), 173--183.

[18]

Wei Huang and others. 2006. HotSpot: A compact thermal modeling methodology for early-stage VLSI design. IEEE Transactions on Very Large Scale Integration (VLSI) Systems 14, 5 (2006), 501--513.

Digital Library

[19]

Intel Corporation. 2011. Intel Xeon Processor-Measuring Processor Power. Revision1.1.In Whitepaper.

[20]

Nan Jiang, James Balfour, Daniel U. Becker, Brian Towles, William J. Dally, George Michelogiannakis, and John Kim. 2013. A detailed and flexible cycle-accurate network-on-chip simulator. In 2013 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS'13). IEEE, 86--96.

[21]

Anil Kanduri and others. 2015. Dark silicon aware runtime mapping for many-core systems: A patterning approach. In Proceedings of the 33rd IEEE International Conference on Computer Design (ICCD’15). IEEE, 573--580.

Digital Library

[22]

Prabhat Kumar and others. 2009. Exploring concentration and channel slicing in on-chip network router. In Proceedings of the 3rd ACM/IEEE International Symposium on Networks-on-Chip. IEEE Computer Society, 276--285.

Digital Library

[23]

Cheng Li and others. 2012. Luminoc: A power-efficient, high-performance, photonic network-on-chip for future parallel architectures. In Proceedings of the 21st International Conference on Parallel Architectures and Compilation Techniques. ACM, 421--422.

Digital Library

[24]

Sheng Li and others. 2009. McPAT: an Integrated Power, Area, and Timing Modeling Framework for Multicore and Manycore Architectures. In Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture. ACM, 469--480.

Digital Library

[25]

Yanhua Liu, Ying Ruan, Zongsheng Lai, and Weiping Jing. 2011. Energy and thermal aware mapping for mesh-based NoC architectures using multi-objective ant colony algorithm. In Proceedings of the 3rd International Conference on Computer Research and Development (ICCRD’11), Vol. 3. IEEE, 407--411.

[26]

Kai Ma and Xiaorui Wang. 2012. PGCapping: Exploiting power gating for power capping and core lifetime balancing in CMPs. In Proceedings of the 21st International Conference on Parallel Architectures and Compilation Techniques. ACM, 13--22.

Digital Library

[27]

Marcelo Mandelli, Alexandre Amory, Luciano Ost, and Fernando Gehm Moraes. 2011. Multi-task dynamic mapping onto NoC-based MPSoCs. In Proceedings of the 24th Symposium on Integrated Circuits and Systems Design. ACM, 191--196.

Digital Library

[28]

Mostafa Moazzen, Akram Reza, and Midia Reshadi. 2012. CoolMap: A thermal-aware mapping algorithm for application specific networks-on-chip. In Proceedings of the 15th Euromicro Conference on Digital System Design (DSD’12). IEEE, 731--734.

Digital Library

[29]

Srinivasan Murali and Giovanni De Micheli. 2004. Bandwidth-constrained mapping of cores onto NoC architectures. In Proceedings of the Conference on Design, Automation and Test in Europe-Volume 2. IEEE Computer Society, 20896.

[30]

Naveen Muralimanohar, Rajeev Balasubramonian, and Norman P. Jouppi. 2009. CACTI 6.0: A Tool to Model Large Caches. HP Laboratories (2009), 22--31.

[31]

Thannirmalai Somu Muthukaruppan and others. 2013. Hierarchical power management for asymmetric multi-core in dark silicon era. In Proceedings of the 50th Annual Design Automation Conference. ACM, 174.

Digital Library

[32]

Santiago Pagani, Heba Khdr, Waqaas Munawar, Jian-Jia Chen, Muhammad Shafique, Minming Li, and Jörg Henkel. 2014. TSP: Thermal safe power: Efficient power budgeting for many-core systems in dark silicon. In Proceedings of the International Conference on Hardware/Software Codesign and System Synthesis. ACM, 10.

Digital Library

[33]

Amin Rezaei, Dan Zhao, Masoud Daneshtalab, and Hongyi Wu. 2016. Shift sprinting: Fine-grained temperature-aware NoC-based MCSoC architecture in dark silicon age. In Proceedings of the Annual Design Automation Conference. ACM, 155.

Digital Library

[34]

Muhammad Shafique, Siddharth Garg, Tulika Mitra, Sri Parameswaran, and Jörg Henkel. 2014a. Dark silicon as a challenge for hardware/software co-design: Invited special session paper. In Proceedings of the International Conference on Hardware/Software Codesign and System Synthesis. ACM, 13.

Digital Library

[35]

Muhammad Shafique, Shelly Garg, Jorg Henkel, and Diana Marculescu. 2014b. The EDA challenges in the dark silicon era. In Proceedings of the 51st ACM/EDAC/IEEE Design Automation Conference (DAC’14). IEEE, 1--6.

Digital Library

[36]

Amit Kumar Singh, Thambipillai Srikanthan, Akash Kumar, and Wu Jigang. 2010. Communication-aware heuristics for run-time task mapping on NoC-based MPSoC platforms. Journal of Systems Architecture 56, 7 (2010), 242--255.

Digital Library

[37]

Synopsys. 2010. Design Compiler User Guide.

[38]

Michael B. Taylor. 2012. Is dark silicon useful?: Harnessing the four horsemen of the coming dark silicon apocalypse. In Proceedings of the 49th Annual Design Automation Conference. ACM, 1131--1136.

Digital Library

[39]

Michael Bedford Taylor, Jason Kim, Jason Miller, David Wentzlaff, Fae Ghodrat, Ben Greenwald, Henry Hoffman, Paul Johnson, Jae-Wook Lee, Walter Lee, and others. 2002. The raw microprocessor: A computational fabric for software circuits and general-purpose programs. IEEE Micro 22, 2 (2002), 25--35.

Digital Library

[40]

Ganesh Venkatesh and others. 2010. Conservation cores: Reducing the energy of mature computations. In ACM SIGARCH Computer Architecture News, Vol. 38. ACM, 205--218.

Digital Library

[41]

Ganeshand Venkatesh and others. 2011. QsCores: Trading dark silicon for scalable energy efficiency with quasi-specific cores. In Proceedings of the 44th Annual IEEE/ACM International Symposium on Microarchitecture. ACM, 163--174.

Digital Library

[42]

Xiaohang Wang, Mei Yang, Yingtao Jiang, and Peng Liu. 2010. A power-aware mapping approach to map IP cores onto NoCs under bandwidth and latency constraints. ACM Transactions on Architecture and Code Optimization (TACO) 7, 1 (2010), 1.

Digital Library

[43]

Jia Zhan, Yuan Xie, and Guangyu Sun. 2014. NoC-sprinting: Interconnect for fine-grained sprinting in the dark silicon era. In Proceedings of the 51st ACM/EDAC/IEEE Design Automation Conference (DAC’14). IEEE, 1--6.

Digital Library

[44]

Jia Zhan, Jin Ouyang, Fen Ge, Jishen Zhao, and Yuan Xie. 2015. DimNoC: A dim silicon approach towards power-efficient on-chip network. In Proceedings of the Design Automation Conference (DAC). IEEE, 1--6.

Digital Library

[45]

Di Zhu, Lizhong Chen, Timothy M. Pinkston, and Massoud Pedram. 2015. TAPP: Temperature-aware application mapping for NoC-based many-core processors. In Proceedings of the Design, Automation 8 Test in Europe Conference 8 Exhibition. EDA Consortium, 1241--1244.

Cited By

Reza M(2023)Machine Learning Enabled Solutions for Design and Optimization Challenges in Networks-on-Chip based Multi/Many-Core ArchitecturesACM Journal on Emerging Technologies in Computing Systems10.1145/359147019:3(1-26)Online publication date: 17-Apr-2023
https://dl.acm.org/doi/10.1145/3591470
Wang JChen ZGuo SLi YLu Z(2021)Optimal Sprinting Pattern in Thermal Constrained CMPsIEEE Transactions on Emerging Topics in Computing10.1109/TETC.2019.28908679:1(484-495)Online publication date: 1-Jan-2021
https://doi.org/10.1109/TETC.2019.2890867
Liu XAmpadu P(2019)A Novel Single-Input-Multiple-Output DC/DC Converter for Distributed Power Management in Many-Core Systems2019 IEEE 62nd International Midwest Symposium on Circuits and Systems (MWSCAS)10.1109/MWSCAS.2019.8885221(794-797)Online publication date: Aug-2019
https://doi.org/10.1109/MWSCAS.2019.8885221

Index Terms

Efficient Mapping of Applications for Future Chip-Multiprocessors in Dark Silicon Era

Recommendations

Leveraging dark silicon to optimize networks-on-chip topology

This paper presents a reconfigurable network-on-chip (NoC) for many-core chip multiprocessors (CMPs) in the dark silicon era, where a considerable part of high-end chips cannot be powered up due to the power and bandwidth walls. Core specialization, ...
Hybrid circuit-switched network for on-chip communication in large-scale chip-multiprocessors

Large-scale chip-multiprocessors (CMPs) need a scalable communication structure characterized by low cost, low power, and high performance to meet their on-chip communication requirements. This paper presents a hybrid circuit-switched (HCS) network for ...
Exploring hybrid photonic networks-on-chip foremerging chip multiprocessors
CODES+ISSS '09: Proceedings of the 7th IEEE/ACM international conference on Hardware/software codesign and system synthesis

Increasing application complexity and improvements in process technology have today enabled chip multiprocessors (CMPs) with tens to hundreds of cores on a chip. Networks on Chip (NoCs) have emerged as scalable communication fabrics that can support ...

Comments

Information & Contributors

Information

Published In

cover image ACM Transactions on Design Automation of Electronic Systems

ACM Transactions on Design Automation of Electronic Systems Volume 22, Issue 4

October 2017

430 pages

ISSN:1084-4309

EISSN:1557-7309

DOI:10.1145/3097980

Editor:
Naehyuck Chang
Korea Advanced Institute of Science and Technology, Korea

Issue’s Table of Contents

Copyright © 2017 ACM.

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Publisher

Association for Computing Machinery

New York, NY, United States

Journal Family

ACM Journals for the Design of Smart and Connected Systems

Publication History

Published: 15 June 2017

Accepted: 01 February 2017

Revised: 01 February 2017

Received: 01 June 2016

Published in TODAES Volume 22, Issue 4

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Author Tags

Qualifiers

Research-article
Research
Refereed

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

3
Total Citations
View Citations
183
Total Downloads

Downloads (Last 12 months)5
Downloads (Last 6 weeks)0

Reflects downloads up to 09 Feb 2025

Other Metrics

View Author Metrics

Citations

Cited By

Reza M(2023)Machine Learning Enabled Solutions for Design and Optimization Challenges in Networks-on-Chip based Multi/Many-Core ArchitecturesACM Journal on Emerging Technologies in Computing Systems10.1145/359147019:3(1-26)Online publication date: 17-Apr-2023
https://dl.acm.org/doi/10.1145/3591470
Wang JChen ZGuo SLi YLu Z(2021)Optimal Sprinting Pattern in Thermal Constrained CMPsIEEE Transactions on Emerging Topics in Computing10.1109/TETC.2019.28908679:1(484-495)Online publication date: 1-Jan-2021
https://doi.org/10.1109/TETC.2019.2890867
Liu XAmpadu P(2019)A Novel Single-Input-Multiple-Output DC/DC Converter for Distributed Power Management in Many-Core Systems2019 IEEE 62nd International Midwest Symposium on Circuits and Systems (MWSCAS)10.1109/MWSCAS.2019.8885221(794-797)Online publication date: Aug-2019
https://doi.org/10.1109/MWSCAS.2019.8885221

View Options

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Article

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

Figures

Tables

Media

View Issue’s Table of Contents