skip to main content
10.5555/874064.875625guideproceedingsArticle/Chapter ViewAbstractPublication PagesConference Proceedingsacm-pubtype
Article

Combining Software-Implemented and Simulation-Based Fault Injection into a Single Fault Injection Method

Published: 27 June 1995 Publication History

Abstract

Abstract: Fault/error injection has emerged as a valuable means for evaluating the dependability of a system. In particular, software-based techniques (which can be described as software-implemented and simulation-based techniques) have become very popular because of the relative simplicity of injecting faults. After discussing the advantages and drawbacks of these techniques, two approaches are introduced which try to overcome crucial problems when using software-based fault injection techniques. The first one improves the accuracy of software-implemented fault injection experiments. The second one offers detailed insights into the system dynamics in the presence of faults. With this knowledge, the number of fault injections (a major concern in simulation-based fault injection) can be significantly reduced. These approaches can be joined together, offering accuracy of fault injection results as well as transparency of the system dynamics in the presence of faults. A case study is shown in which the de facto dependability properties of a standard component, a Motorola MC88100 RISC processor, are evaluated.

References

[1]
P.J. Ashenden: The VHDL Cookbook. University of Adelaide, South Australia, Technical Report, 1990.
[2]
B. Benyó, J. Hönig, W. Hohl, A. Pataricza, B. Sally, and V. Sieh: Fault Injection Based Validation of Fault-Tolerant Multiprocessors. 8th Symposium on Microcomputer and Microprocessor Applications, pp. 85-94, Oct. 1994.
[3]
D. Brahme, J. Abraham: Functional Testing of Microprocessors. IEEE Trans. Computers, vol. C- 33, no.6, Jun. 1984.
[4]
G. Choi, R. Iyer, and V. Carreno: FOCUS: An experimental environment for validation of fault sensitivity analysis. IEEE Trans. Computers, vol. 41, no. 12, pp. 1515-1526, Dec. 1992.
[5]
E.W. Czeck and D.P. Siewiorek: Observations on the Effects of Fault Manifestation as a Function of Workload. IEEE Trans. Computers, vol. 41, no. 5, pp. 559-566, May 1992.
[6]
M. Dal Cin, W. Hohl, A. Grygier, H. Hessenauer, U. Hildebrand, J. Hönig, F. Hofmann, C.U. Linster, E. Michel, A. Pataricza, T. Thiel, and S. Turowski: Architecture and Realization of the Modular Expandable Multiprocessor System MEMSY. MPCS '94, Conference on Massively Parallel Computing Systems, Ischia, 1994.
[7]
K.K. Goswami and R.K. Iyer: DEPEND: A Simulation-Based Environment for System Level Dependability Analysis. Technical Report, CHRC 92-11, Univ. of Illinois at Urbana-Champaign, Jun. 1992.
[8]
K.K. Goswami and R.K. Iyer: Simulation of Software Behavior Under Hardware Faults. Int. Symp. Fault-Tolerant Computing, FTCS-23, IEEE Computer Society, pp. 218-227, Jun. 1993.
[9]
D.J. Hatley and I.A. Pirbbai: Strategies for real-time system specification. New York Dorset House Publ., 1987.
[10]
R.K. Iyer and D. Tang: Experimental Analysis of Computer System Dependability. Tecbnical Report, CHRC, Univ. of Illinois at Urbana-Champaign, May 1994.
[11]
E. Tenn, J. Arlat, M. Rimén, J. Ohlsson, and J. Karlsson: Fault Injection into VHDL Models: The MEFISTO Tool. Int. Symp. Fault-Tolerant Computing, FTCS-24, IEEE Computer Society, pp. 66-75, Jun. 1994.
[12]
G.A Kanawati, N.A. Kanawati, and J.A. Abraham: FERRARI: A Flexible Software-Based Fault and Error Injecltion System. IEEE Trans. Computers, vol.44, no.2, pp. 248-260, Feb. 1995.
[13]
H. Kopetz: The Failure Fault (FF) Model. Int. Symp. Fault-Tolerant Computing, FTCS-12, IEEE Computer Society, pp. 14-17, Jun. 1982.
[14]
J. C. Laprie: Dependability: basic concepts and terminology. Springer-Verlag, 1992.
[15]
R. Lipsett: VHDL. Kluwer Academic Publisher, 1989.
[16]
H. Madeira and J.G. Silva: Experimental Evaluation of the Fail-Silent Behavior in Computers Without Error Masking. Int. Symp. Fault-Tolerant Computing, FTCS-24, IEEE Computer Society, pp. 350- 359, Jun. 1994.
[17]
B. Mohr: Standardization of Event Traces Considered Harmful or Is an Implementation of Object Independent Event Trace Monitoring anil Analysis System Possible? In J.J. Dongara, B. Tourancbeau (ed.): Advances in Parallel Computing, vol. 6, pp. 103-124, Elsevier, 1993.
[18]
Motorola, Inc: MC88100 RISC Microprocessor User's Manual. Prentice Hall, Englewood Cliffs, 1990.
[19]
D. Powell, E. Martins, J. Arlat, and Y. Crouzet: Estimators for Fault Coverage Evaluation. IEEE Trans. Computers, vol. 44, no. 2, pp. 261-273, Feb. 1995.
[20]
M. Rimén, J. Ohlsson, and J. Torin: On Microprocessor Error Behavior Modeling. Int. Symp. Fault-Tolerant Computing, FTCS-24, IEEE Computer Society, pp. 76-85, Jun. 1994.
[21]
H.A. Rosenberg and K.G. Shin: Software Fault Injection and its Application in Distributed Systems. Int. Symp. Fault-Tolerant Computing, FTCS-23, IEEE Computer Society, pp. 208-217, Jun. 1993.
[22]
Z. Segall, D. Vrsalovic, D. Siewiorek, D. Yaskin, J. Kowknacki, J. Barton, R. Dancey, A. Robinson, and T. Lin: FIAT -- Fault Injection Based Automated Testing Environment. Int. Symp. Fault-Tolerant Computing, FTCS-18, IEEE Computer Society, pp. 102-107, Jun. 1988.
[23]
W. Wang and K.S. Trivedi: The Impact of Fault Expansion on the Interval Estimate for Fault Detection Coverage. Int. Symp. Fault-Tolerant Computing, FTCS-24, IEEE Computer Society, pp. 330-337, Jun. 1994.

Cited By

View all
  1. Combining Software-Implemented and Simulation-Based Fault Injection into a Single Fault Injection Method

    Recommendations

    Comments

    Information & Contributors

    Information

    Published In

    cover image Guide Proceedings
    FTCS '95: Proceedings of the Twenty-Fifth International Symposium on Fault-Tolerant Computing
    June 1995

    Publisher

    IEEE Computer Society

    United States

    Publication History

    Published: 27 June 1995

    Author Tags

    1. Motorola MC88100 RISC processor
    2. case study
    3. digital simulation
    4. error injection
    5. experimental accuracy
    6. fault tolerant computing
    7. logic testing
    8. microprocessor chips
    9. reduced instruction set computing
    10. simulation-based fault injection
    11. software-based fault injection techniques
    12. software-implemented fault injection
    13. system dependability evaluation
    14. system dynamics transparency

    Qualifiers

    • Article

    Contributors

    Other Metrics

    Bibliometrics & Citations

    Bibliometrics

    Article Metrics

    • Downloads (Last 12 months)0
    • Downloads (Last 6 weeks)0
    Reflects downloads up to 18 Jan 2025

    Other Metrics

    Citations

    Cited By

    View all

    View Options

    View options

    Media

    Figures

    Other

    Tables

    Share

    Share

    Share this Publication link

    Share on social media