Article

Free access

Unified assign and schedule: a new approach to scheduling for clustered register file microarchitectures

Authors:

Sanjeev Banerjia,

Thomas M. ConteAuthors Info & Claims

MICRO 31: Proceedings of the 31st annual ACM/IEEE international symposium on Microarchitecture

Pages 308 - 315

Published: 01 November 1998 Publication History

First page of PDF

References

[1]

R. P. Colwell, R. P. Nix, J. J. O'Donnel, D. B. Papworth, and P. K. Rodman, "A VLIW architecture for a trace scheduling compiler," in Proc. Second lnt'l. Conf. Architectural Support for Programming Languages and Operating Systems., (Palo Alto, CA), pp. 180-192, Oct. 1987.

Digital Library

[2]

L. Gwennap, "Digital 21264 sets new standard," Microprocessor Report, voI. 10, Oct. 1996.

[3]

J. A. Fisher, J. R. Ellis, J. C. Ruttenberg, and A. Nicolau, "Parallel processing: A smart compiler and a dumb machine," in Proc. 198J $IG- PLAN Symp. Compiler Construction, pp. 37-47, June 1984.

Digital Library

[4]

Texas Instruments, Inc., TMS320C62xx CPU and Instruction Set: Reference Guide. Texas Instrumentc, inc., July 1997. Manufacturing part # D426008-9761, revision A.

[5]

J. R. Ellis, Bulldog: A compiler for VLIW architectures. Cambridge, MA: The MIT Press, 1986.

Digital Library

[6]

J. A. Fisher, "Trace scheduling: A technique for global microcode compaction," IEEE Trans. Cornput., vol. C-30, no. 7, pp. 478-490, July 1981.

[7]

P. G. Lowney, S. M. Freudenberger, T. J. Karzes, W. D. Lichtenstein, R. P. Nix, J. S. O'Donell, and J. C. Ruttenberg, "The Multifiow Trace scheduling compiler," J. $upercomputing, vol. 7, pp. 51- 142, Jan. 1993.

Digital Library

[8]

A. Capitanio, N. Dutt, and A. Nicolau, "Partitioned register files for VLIWs: a preliminary analysis," in Proc. 25th Ann. Int'! $ymp. Microarchitecture, (Portland, OR), pp. 292-300, Dec. 1992.

Digital Library

[9]

A. Capitanio, N. Dutt, and A. Nicolau, "Design considerations for Limited Connectivity VLIW architectures,'' Tech. Rep. TR59-92, Department of Information and Computer Science, University of California at Irvine, Irvine, CA 92717, 1992.

[10]

R. Potasman, Percolation-Based Compiling for Evaluation of Parallelism and Hardware Design Trade-Offs. PhD thesis, Department of Computer and Information Sciences, The University of California at Irvine, Irvine, CA, 1991.

[11]

G. Desoli, "Instruction assigment for clustered VLIW DSP compilers: a new approach," Tech. Rep. HPL-98-13, Hewlett-Packard Laboratories, 1998.

[12]

W. Lee, R. Barva, M. Frank, D. Srikrishna, J. Babb, V. Sarkar, and S. Amarasinghe, "Spacetime scheduling of instruction-level parallelism on a RAW machine," in Proc. Eighth lnt'l. Conf. Architectural Support for Programming Languages and Operating Systems (ASPLO$- VIiI), (San Jose, CA), Oct. 1998.

Digital Library

[13]

T. Yang and A. Gerasoulis, "Dsc: Scheduling parallel tasks on an unbounded number of processors,'' IEEE Trans. Parallel and Distributed Systems, vol. 5, no. 9, pp. 951-967, 1994.

Digital Library

[14]

K. i. Farkas, Memory-system design considerations for dynamicaUy-scheduled microprocessors. P hD thesis, Department of Electrical and Computer Engineering, University of Toronto, Toronto, Ontario, Jan. 1997.

[15]

S. S. Sastry, S. Palacharla, and J. E. Smith, "Exploiting idle floating point resources for integer execution," in Proc. A CM SIGPLAN 1998 Conf. Programming Language Design and Implementation, (Montreal), pp. 118-129, June 1998.

Digital Library

[16]

G. S. Sohi, S. E. Breach, and T.N.Vijaykumar, "Multiscalar Processors," in Proc. 22nd Ann. Int'l Syrup. Computer Architecture, (Santa Margherita Ligure, Italy), pp. 414-425, May 1995.

Digital Library

[17]

M. Fillo, S. W. Keckler, W. J. Dally, N. P. Carter, A. Chang, Y. Gurevich, and W. S. Lee, "The M-Machine multicomputer," in Proc. 28th Ann. Int'l Syrup. Microarchitecture, (Ann Arbor, MI), pp. 146-156, Dec. 1995.

Digital Library

[18]

S. Banerjia, Instruction scheduling and fetch mechanisms for clustered VLIW processors. PhD thesis, Dept. Electrical and Computer Engineering, North Carolina State University, 1998.

Digital Library

[19]

M. R. Garey and D. S. Johnson, Computers and intractability : a guide to the theory of NP- completeness. San Francisco: W. H. Freeman, 1979.

Digital Library

[20]

J. L. C. Hwang and Y. Hsu, "A formal appro:ach to the scheduling problem in high level synthesis,'" IEEE ~ans. Comput., vol. 10, pp. 463~475, Apr. t99t.

Digital Library

[21]

C, C~botys~ "An opthnization approach to the synthesLs of multic~ip architectures," I EEE Trans. Comput, vol. 2, pp. 11-20, Mar. 1994.

[22]

http://~,_--ww. 'lindo. corn/.

[23]

E. Ozer a. nd T. M. Conte, "Optimal cluster scheduhng for a VLi~T ~~ine," tech. rep., TIN- KER Laboratory, Department of Electrical and Computer En~neering, North Carohna State Unk versity, Raleigh, NC, June 1998.

[24]

K. Dixit and J. Reilly, "SPEC95 questions and answers," :$PEC newsletter, Sept. 1995. SPEC, Fairfax, VA.

[25]

C, Lee, M, Potkonjak, and W. Mangione~Smith, MediaBench:: A tool for evaluat~mg multimedia and commu.nicatio.:ns systems,' in. Proc. 3Oth Ann. Int"t S ~.: Mic-rvamhitectum, (R.ese:ar' ch Triangle Park, N(, pp. 330-335, Dec. 1997.

Digital Library

[26]

W. A. Ha:vanki, "Treegion scheduling for VLIW processors," M~ter's thesis, Dept. Electrical and Computer Engin~ring, North Carolina State Uni~ versify, {Raleigh, NC 27695-7911, July i997~

[27]

W. A. Havanki, $. Banerjm, and T. M~ Conte, Tr.cegion scheduling for wide-issue proce.~_mors,' in Pr~. 4th Int'i Syrup. High Perfommnce Computer A rchitectu~, (Las Vegas% :NV), pp. 266-~276, Feb. 1998.

Digital Library

Cited By

Nowatzki TArdalani NSankaralingam KWeng JEvripidou SStenström PO'Boyle M(2018)Hybrid optimization/heuristic instruction scheduling for programmable accelerator codesignProceedings of the 27th International Conference on Parallel Architectures and Compilation Techniques10.1145/3243176.3243212(1-15)Online publication date: 1-Nov-2018
https://dl.acm.org/doi/10.1145/3243176.3243212
Naresh VGope DLipasti M(2017)The CUREACM Transactions on Embedded Computing Systems10.1145/312652716:5s(1-19)Online publication date: 27-Sep-2017
https://dl.acm.org/doi/10.1145/3126527
Nowatzki TSartin-Tarm MDe Carli LSankaralingam KEstan CRobatmili B(2014)A Scheduling Framework for Spatial Architectures Across Multiple Constraint-Solving TheoriesACM Transactions on Programming Languages and Systems10.1145/265899337:1(1-30)Online publication date: 17-Nov-2014
https://dl.acm.org/doi/10.1145/2658993
Show More Cited By

Index Terms

Unified assign and schedule: a new approach to scheduling for clustered register file microarchitectures
1. Hardware
  1. Electronic design automation
    1. Methodologies for EDA
  2. Integrated circuits
    1. Logic circuits
      1. Arithmetic and datapath circuits
      2. Design modules and hierarchy
2. Software and its engineering
  1. Software notations and tools
    1. Compilers

Recommendations

A unified processor architecture for RISC & VLIW DSP
GLSVLSI '05: Proceedings of the 15th ACM Great Lakes symposium on VLSI

This paper presents a unified processor core with two operation modes. The processor core works as a compiler-friendly MIPS-like core in the RISC mode, and it is a 4-way VLIW in its DSP mode, which has distributed and ping-pong register organization ...
Scheduling Multiprocessor Tasks to Minimize Schedule Length

The problem considered in this paper is the deterministic scheduling of tasks on a set of identical processors. However, the model presented differs from the classical one by the requirement that certain tasks need more than one processor at a time for ...
A Unified Compiler Framework for Control and Data Speculation
PACT '00: Proceedings of the 2000 International Conference on Parallel Architectures and Compilation Techniques

Control speculation refers to the execution of instructions before it has been determined that they would be executed in the normal flow of execution. Data speculation refers to the execution of instructions with potentially incorrect operand values, ...

Comments

Information & Contributors

Information

Published In

cover image ACM Conferences

MICRO 31: Proceedings of the 31st annual ACM/IEEE international symposium on Microarchitecture

November 1998

321 pages

ISBN:1581130163

Chairmen:
Jim Bondi
Texas Instruments
,
Jim Smith
Univ. of Wisconsin

Sponsors

SIGMICRO: ACM Special Interest Group on Microarchitectural Research and Processing
IEEE-CS\TCMM: TC on Microprocessors & Microcomputers

Publisher

IEEE Computer Society Press

Washington, DC, United States

Publication History

Published: 01 November 1998

Check for updates

Qualifiers

Article

Conference

MICRO98

Sponsor:

SIGMICRO
IEEE-CS\TCMM

MICRO98: 31st International Symposium on Microarchitecture

Texas, Dallas, USA

Acceptance Rates

MICRO 31 Paper Acceptance Rate 28 of 108 submissions, 26%;

Overall Acceptance Rate 484 of 2,242 submissions, 22%

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

83
Total Citations
View Citations
573
Total Downloads

Downloads (Last 12 months)53
Downloads (Last 6 weeks)4

Reflects downloads up to 05 Jan 2025

Other Metrics

View Author Metrics

Citations

Cited By

Nowatzki TArdalani NSankaralingam KWeng JEvripidou SStenström PO'Boyle M(2018)Hybrid optimization/heuristic instruction scheduling for programmable accelerator codesignProceedings of the 27th International Conference on Parallel Architectures and Compilation Techniques10.1145/3243176.3243212(1-15)Online publication date: 1-Nov-2018
https://dl.acm.org/doi/10.1145/3243176.3243212
Naresh VGope DLipasti M(2017)The CUREACM Transactions on Embedded Computing Systems10.1145/312652716:5s(1-19)Online publication date: 27-Sep-2017
https://dl.acm.org/doi/10.1145/3126527
Nowatzki TSartin-Tarm MDe Carli LSankaralingam KEstan CRobatmili B(2014)A Scheduling Framework for Spatial Architectures Across Multiple Constraint-Solving TheoriesACM Transactions on Programming Languages and Systems10.1145/265899337:1(1-30)Online publication date: 17-Nov-2014
https://dl.acm.org/doi/10.1145/2658993
Kim NKrall ABrandner FVander Aa T(2014)Integrated modulo scheduling and cluster assignment for TI TMS320C64x+ architectureProceedings of the 11th Workshop on Optimizations for DSP and Embedded Systems10.1145/2568326.2568327(25-32)Online publication date: 15-Feb-2014
https://dl.acm.org/doi/10.1145/2568326.2568327
Lu CShih WWu CLee J(2014)Achieving spilling-friendly register file assignment for highly distributed register filesThe Journal of Supercomputing10.1007/s11227-014-1181-269:3(1342-1362)Online publication date: 1-Sep-2014
https://dl.acm.org/doi/10.1007/s11227-014-1181-2
Porpodas VCintra MRabbah RRaghunathan A(2013)CAeSaRProceedings of the 2013 International Conference on Compilers, Architectures and Synthesis for Embedded Systems10.5555/2555729.2555738(1-10)Online publication date: 29-Sep-2013
https://dl.acm.org/doi/10.5555/2555729.2555738
Kim WChoi YPark H(2013)Fast modulo scheduler utilizing patternized routes for coarse-grained reconfigurable architecturesACM Transactions on Architecture and Code Optimization10.1145/2541228.255531410:4(1-24)Online publication date: 1-Dec-2013
https://dl.acm.org/doi/10.1145/2541228.2555314
Porpodas VCintra M(2013)LUCASACM SIGPLAN Notices10.1145/2499369.246556548:5(45-54)Online publication date: 20-Jun-2013
https://dl.acm.org/doi/10.1145/2499369.2465565
Porpodas VCintra MFranke BXue J(2013)LUCASProceedings of the 14th ACM SIGPLAN/SIGBED conference on Languages, compilers and tools for embedded systems10.1145/2491899.2465565(45-54)Online publication date: 20-Jun-2013
https://dl.acm.org/doi/10.1145/2491899.2465565
Porpodas VCintra MFranke BXue J(2013)LUCASProceedings of the 14th ACM SIGPLAN/SIGBED conference on Languages, compilers and tools for embedded systems10.1145/2465554.2465565(45-54)Online publication date: 20-Jun-2013
https://dl.acm.org/doi/10.1145/2465554.2465565
Show More Cited By

View Options

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Publication

Media

Figures

Other

Tables

View Table of Contents