research-article

Run-time instruction set selection in a transmutable embedded processor

Authors:

Muhammad Shafique,

Jörg HenkelAuthors Info & Claims

DAC '08: Proceedings of the 45th annual Design Automation Conference

Pages 56 - 61

https://doi.org/10.1145/1391469.1391486

Published: 08 June 2008 Publication History

Abstract

We are presenting a new concept of an application-specific processor that is capable of transmuting its instruction set according to non-predictive application behavior during run-time. In those scenarios, current (extensible) embedded processors are less efficient since they are not run-time adaptive. We have identified the instruction set selection to be a critical step to perform at run time and hence we focus this paper on that crucial part. Our paradigm conducts as many steps as possible at compile/design time and as little as necessary at run time with the constraint to provide a sufficient flexibility to react to non-predictive application behavior efficiently. We provide an in-depth analysis of our scheme and achieve a speed-up of up to 7.19x (average: 3.63x) compared to state-of-the-art adaptive approaches (like [19]). As an application, we have employed a whole H.264 video encoder though our scheme is by principle applicable to many other embedded applications. Our results are evaluated by an implementation of the instruction set selection for our transmutable processor on an FPGA platform.

References

[1]

Xtensa processor, Tensilica Inc. (http://www.tensilica.com)

[2]

ARCtangent processor. ARC Intl. (http://www.arc.com)

[3]

CoWare Inc, LISA Tek (http://www.coware.com)

[4]

Target Compiler (http://www.retarget.com)

[5]

ASIP Meister (http://asip-solutions.com)

[6]

Stretch processor (http://www.stretchinc.com)

[7]

CoSy compiler, ACE bv (http://www.ace.nl/compiler/cosy.html)

[8]

J. Henkel "Closing the SoC Design Gap", IEEE Computer Volume 36, Issue 9, September 2003, pp. 119--121

Digital Library

[9]

N. Clark, H. Zhong, S. Mahlke "Processor Acceleration Through Automated Instruction Set Customization", MICRO-36 2003, pp. 129--140

Digital Library

[10]

K. Atasu, L. Pozzi, P. Ienne "Automatic Application-Specific Instruction-Set Extensions Under Microarchitectural Constraints", DAC 2003, pp. 256--261

Digital Library

[11]

F. Sun, A. Raghunathan, S. Ravi, N. K. Jha "A scalable application specific processor synthesis methodology", ICCAD 2003, pp. 283--290

Digital Library

[12]

N. Cheung, J. Henkel, S. Parameswaran "Rapid Configuration & Instruction Selection for an ASIP: A Case Study", DATE 2003, pp. 802--807

Digital Library

[13]

K. Compton, S. Hauck "Reconfigurable computing: a survey of systems and software", ACM Computing Surveys 2002, pp. 171--210

Digital Library

[14]

F. Barat, R. Lauwereins "Reconfigurable Instruction Set Processors: A Survey", RSP 2000, pp. 168--173

Digital Library

[15]

S. Vassiliadis, D. Soudris, "Fine- and Coarse-Grain Reconfigurable Computing", Springer 2007

Digital Library

[16]

F. Bouwens, M. Berekovic, A. Kanstein, G. Gaydadjiev "Architectural Exploration of the ADRES Coarse-Grained Reconfigurable Array", ARC 2007, pp. 1--13

Digital Library

[17]

S. Vassiliadis et al. "The MOLEN polymorphic processor", IEEE Transaction on Computers, Issue 11, 2004, pp. 1363--1375

Digital Library

[18]

R. Lysecky, G. Stitt, F. Vahid "Warp Processors", ACM Transaction on Design Automation of Electronic Systems Vol. 11, 2006, pp. 659--681

Digital Library

[19]

M. Dales "Managing a Reconfigurable Processor in a General Purpose Workstation Environment", DATE 2003, pp. 980--985

Digital Library

[20]

E. Lübbers, M. Platzner "ReconOS: An RTOS supporting Hard- and Software Threads", FPL 2007, pp. 441--446

[21]

L. Bauer, M. Shafique, S. Kramer, J. Henkel "RISPP: Rotating Instruction Set Processing Platform", DAC 2007, pp. 791--796

Digital Library

[22]

L. Bauer, M. Shafique, J. Henkel "Efficient Resource Utilization for an Extensible Processor through Dynamic Instruction Set Adaptation", WASP 2007, pp. 39--46

[23]

L. Bauer, M. Shafique, S. Kreutz, J. Henkel "Run-time System for an Extensible Embedded Processor with Dynamic Instruction Set", DATE 2008, pp. 752--757

Digital Library

[24]

M. R. Garey, D. S. Johnson "Computers and Intractability -- A guide to NP-completeness", W. H. Freeman, San Francisco 1979

Digital Library

[25]

S. Martello, P. Toth "Knapsack problems", Wiley 1990

[26]

J. Hromkovic "Algorithmics for hard problems", Springer 2003

Digital Library

Cited By

Brandalero MCarro LBeck Filho AShafique M(2020)Multi-Target Adaptive Reconfigurable Acceleration for Low-Power IoT ProcessingIEEE Transactions on Computers10.1109/TC.2020.2984736(1-1)Online publication date: 2020
https://doi.org/10.1109/TC.2020.2984736
González-álvarez CSartor JÁlvarez CJiménez-González DEeckhout L(2016)MInGLEACM Transactions on Architecture and Code Optimization10.1145/289835613:2(1-26)Online publication date: 14-Jun-2016
https://dl.acm.org/doi/10.1145/2898356
Gonzalez-Alvarez CSartor JAlvarez CJimenez-Gonzalez DEeckhout L(2015)Automatic design of domain-specific instructions for low-power processors2015 IEEE 26th International Conference on Application-specific Systems, Architectures and Processors (ASAP)10.1109/ASAP.2015.7245697(1-8)Online publication date: Jul-2015
https://doi.org/10.1109/ASAP.2015.7245697
Show More Cited By

Index Terms

Run-time instruction set selection in a transmutable embedded processor
1. Computer systems organization
  1. Embedded and cyber-physical systems
  2. Real-time systems

Recommendations

Selection of instruction set extensions for an FPGA embedded processor core
IPDPS'06: Proceedings of the 20th international conference on Parallel and distributed processing

A design process is presented for the selection of a set of instruction set extensions for the PowerPC 405 processor that is embedded into the Xilinx Virtex Family of FPGAs. The instruction set of the PowerPC 405 is extended by selecting additional ...
Energy efficient special instruction support in an embedded processor with compact isa
CASES '12: Proceedings of the 2012 international conference on Compilers, architectures and synthesis for embedded systems

The use of special instructions that execute complex operation patterns is a common approach in application specific processor design to improve performance and efficiency. However, in an embedded generic processor with compact instruction set ...
Efficient resource utilization for an extensible processor through dynamic instruction set adaptation

State-of-the-art application-specific instruction set processors (ASIPs) allow the designer to define individual prefabrication customizations, thus improving the degree of specialization towards the actual application requirements, e.g., the ...

Comments

Information & Contributors

Information

Published In

cover image ACM Conferences

DAC '08: Proceedings of the 45th annual Design Automation Conference

June 2008

993 pages

ISBN:9781605581156

DOI:10.1145/1391469

General Chair:
Limor Fix
Intel Research Pittsburgh, Pittsburgh, PA

Copyright © 2008 ACM.

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Sponsors

The EDA Consortium
IEEE/CASS/CANDE/CEDA
SIGDA: ACM Special Interest Group on Design Automation

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 08 June 2008

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Author Tags

Qualifiers

Research-article

Conference

DAC '08

Sponsor:

SIGDA

DAC '08: The 45th Annual Design Automation Conference 2008

June 8 - 13, 2008

California, Anaheim

Acceptance Rates

Overall Acceptance Rate 1,770 of 5,499 submissions, 32%

Upcoming Conference

DAC '25

Sponsor:
sigda

62nd ACM/IEEE Design Automation Conference

June 22 - 26, 2025

San Francisco , CA , USA

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

38
Total Citations
View Citations
270
Total Downloads

Downloads (Last 12 months)3
Downloads (Last 6 weeks)1

Reflects downloads up to 06 Jan 2025

Other Metrics

View Author Metrics

Citations

Cited By

Brandalero MCarro LBeck Filho AShafique M(2020)Multi-Target Adaptive Reconfigurable Acceleration for Low-Power IoT ProcessingIEEE Transactions on Computers10.1109/TC.2020.2984736(1-1)Online publication date: 2020
https://doi.org/10.1109/TC.2020.2984736
González-álvarez CSartor JÁlvarez CJiménez-González DEeckhout L(2016)MInGLEACM Transactions on Architecture and Code Optimization10.1145/289835613:2(1-26)Online publication date: 14-Jun-2016
https://dl.acm.org/doi/10.1145/2898356
Gonzalez-Alvarez CSartor JAlvarez CJimenez-Gonzalez DEeckhout L(2015)Automatic design of domain-specific instructions for low-power processors2015 IEEE 26th International Conference on Application-specific Systems, Architectures and Processors (ASAP)10.1109/ASAP.2015.7245697(1-8)Online publication date: Jul-2015
https://doi.org/10.1109/ASAP.2015.7245697
Grudnitsky ABauer LHenkel JChatha KErnst RRaghunathan AIyer R(2014)COREFABProceedings of the 2014 International Conference on Compilers, Architecture and Synthesis for Embedded Systems10.1145/2656106.2656119(1-10)Online publication date: 12-Oct-2014
https://dl.acm.org/doi/10.1145/2656106.2656119
Haaß MBauer LHenkel JChatha KErnst RRaghunathan AIyer R(2014)Automatic custom instruction identification in memory streaming algorithmsProceedings of the 2014 International Conference on Compilers, Architecture and Synthesis for Embedded Systems10.1145/2656106.2656114(1-9)Online publication date: 12-Oct-2014
https://dl.acm.org/doi/10.1145/2656106.2656114
Grudnitsky ABauer LHenkel JBetz VConstantinides G(2014)MORPProceedings of the 2014 ACM/SIGDA international symposium on Field-programmable gate arrays10.1145/2554688.2554782(127-136)Online publication date: 26-Feb-2014
https://dl.acm.org/doi/10.1145/2554688.2554782
Shafique MBauer LHenkel J(2014)Adaptive Energy Management for Dynamically Reconfigurable ProcessorsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems10.1109/TCAD.2013.228226533:1(50-63)Online publication date: 1-Jan-2014
https://dl.acm.org/doi/10.1109/TCAD.2013.2282265
Diniz CShafique MBampi SHenkel J(2014)Run-time accelerator binding for tile-based mixed-grained reconfigurable architectures2014 24th International Conference on Field Programmable Logic and Applications (FPL)10.1109/FPL.2014.6927392(1-4)Online publication date: Sep-2014
https://doi.org/10.1109/FPL.2014.6927392
Beck ARutzig MCarro L(2014)A transparent and adaptive reconfigurable systemMicroprocessors & Microsystems10.1016/j.micpro.2014.03.00438:5(509-524)Online publication date: 1-Jul-2014
https://dl.acm.org/doi/10.1016/j.micpro.2014.03.004
Bilal RHafiz RShafique MShoaib SMunawar AHenkel JHenkel J(2013)ISOMERProceedings of the International Conference on Computer-Aided Design10.5555/2561828.2561974(755-762)Online publication date: 18-Nov-2013
https://dl.acm.org/doi/10.5555/2561828.2561974
Show More Cited By

View Options

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Publication

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

Media

Figures

Other

Tables

View Table of Contents