research-article

Guest Editors' Introduction: Welcome to the Opportunities of Binary Translation

Authors:

Erik R. Altman,

David Kaeli,

Yaron ShefferAuthors Info & Claims

Computer, Volume 33, Issue 3

Pages 40 - 45

https://doi.org/10.1109/2.825694

Published: 01 March 2000 Publication History

Publisher Site

Abstract

A new processor architecture poses significant financial risk to hardware and software developers alike, so both have a vested interest in easily porting code from one processor to another. Binary translation offers solutions for automatically converting executable code to run on new architectures without recompiling the source code

References

[1]

J. Kalamatianos, et al., "Analysis of Temporal-Based Program Behavior for Improved Instruction Cache Performance," IEEE Trans. Computers, Feb. 1999, pp. 168-175.

Digital Library

Google Scholar

[2]

M. Srinivasan, "Method and Apparatus for Emulating Status Flag," US Patent 5774694, June 30, 1998.

Google Scholar

[3]

R. Goldberg, "Survey of Virtual Machine Research," Computer, July 1974, pp. 34-45.

Digital Library

Google Scholar

[4]

M. Rosenblum, et al., "Using the SimOS Machine Simulator to Study Complex Computer Systems," ACM Trans. Modeling and Simulation, Jan. 1997, pp. 78-103.

Digital Library

Google Scholar

[5]

K. Ebcioglu and E.R. Altman, "DAISY: Dynamic Compilation for 100% Architectural Compatibility," Proc. ISCA 24, ACM Press, New York, 1997, pp. 26-37.

Crossref

Google Scholar

[6]

Y. Wu Y. Lee and H. Wang, "An Efficient Software-Hardware Collaborative Profiling Technique for Wide-Issue Processors," Proc. 1999 Workshop on Binary Translation, IEEE CS Press, Los Alamitos, Calif., 1999, pp. 5.1-5.10.

Google Scholar

[7]

R.J. Hookway and M.A. Herdeg, "Digital FX!32: Combining Emulation and Binary Translation," Digital Technical J., Vol. 9, No. 1, 1997, pp. 3-12.

Digital Library

Google Scholar

Cited By

View all

Yang ZChen XWang LGuo WZhao DYang CZhang F(2023)MFHBT: Hybrid Binary Translation System with Multi-stage Feedback Powered by LLVMAdvanced Parallel Processing Technologies10.1007/978-981-99-7872-4_18(310-325)Online publication date: 4-Aug-2023
https://dl.acm.org/doi/10.1007/978-981-99-7872-4_18
Li MPang JYue FLiu FWang JTan J(2021)Enhancing Dynamic Binary Translation in Mobile Computing by Leveraging Polyhedral OptimizationWireless Communications & Mobile Computing10.1155/2021/66118672021Online publication date: 1-Jan-2021
https://dl.acm.org/doi/10.1155/2021/6611867
Paulino NFerreira JCardoso J(2020)Improving Performance and Energy Consumption in Embedded Systems via Binary Acceleration: A SurveyACM Computing Surveys10.1145/336976453:1(1-36)Online publication date: 6-Feb-2020
https://dl.acm.org/doi/10.1145/3369764
Show More Cited By

Index Terms

Guest Editors' Introduction: Welcome to the Opportunities of Binary Translation

Recommendations

Guest Editors' Introduction: Addressing the Challenges of Debug and Diagnosis

The cost of silicon debug can be considerable and unpredictable. Problems can range from catastrophic to subtle. Once errors have been observed, debug takes over. When problems arise, the first challenge is to categorize them. Causes can range from ...
Guest Editors' Introduction: High-Performance Reconfigurable Computing

High-performance reconfigurable computers have the potential to exploit coarse-grained functional parallelism as well as fine-grained instruction-level parallelism through direct hardware execution on FPGAs.
Acknowledgment to Guest Editors and Reviewers (2011)

Manufacturing & Service Operations Management (M&SOM) formally thanks the guest editors and reviewers, who provided expert counsel and guidance on a voluntary basis. Through their efforts, the journal was able to provide submitting authors with timely, ...

Comments

Information & Contributors

Information

Published In

Computer Volume 33, Issue 3

March 2000

94 pages

ISSN:0018-9162

Issue’s Table of Contents

Publisher

IEEE Computer Society Press

Washington, DC, United States

Publication History

Published: 01 March 2000

Qualifiers

Research-article

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

20
Total Citations
View Citations
0
Total Downloads

Downloads (Last 12 months)0
Downloads (Last 6 weeks)0

Reflects downloads up to 06 Jan 2025

Other Metrics

View Author Metrics

Citations

Cited By

View all

Yang ZChen XWang LGuo WZhao DYang CZhang F(2023)MFHBT: Hybrid Binary Translation System with Multi-stage Feedback Powered by LLVMAdvanced Parallel Processing Technologies10.1007/978-981-99-7872-4_18(310-325)Online publication date: 4-Aug-2023
https://dl.acm.org/doi/10.1007/978-981-99-7872-4_18
Li MPang JYue FLiu FWang JTan J(2021)Enhancing Dynamic Binary Translation in Mobile Computing by Leveraging Polyhedral OptimizationWireless Communications & Mobile Computing10.1155/2021/66118672021Online publication date: 1-Jan-2021
https://dl.acm.org/doi/10.1155/2021/6611867
Paulino NFerreira JCardoso J(2020)Improving Performance and Energy Consumption in Embedded Systems via Binary Acceleration: A SurveyACM Computing Surveys10.1145/336976453:1(1-36)Online publication date: 6-Feb-2020
https://dl.acm.org/doi/10.1145/3369764
Brandalero MBeck A(2017)A mechanism for energy-efficient reuse of decoding and scheduling of x86 instruction streamsProceedings of the Conference on Design, Automation & Test in Europe10.5555/3130379.3130724(1472-1477)Online publication date: 27-Mar-2017
https://dl.acm.org/doi/10.5555/3130379.3130724
Brandalero MBeck A(2016)Potential analysis of a superscalar core employing a reconfigurable array for improving instruction-level parallelismDesign Automation for Embedded Systems10.1007/s10617-016-9174-420:2(155-169)Online publication date: 1-Jun-2016
https://dl.acm.org/doi/10.1007/s10617-016-9174-4
Capella FBrandalero MCarro LBeck A(2015)A multiple-ISA reconfigurable architectureDesign Automation for Embedded Systems10.1007/s10617-015-9159-819:4(329-344)Online publication date: 1-Dec-2015
https://dl.acm.org/doi/10.1007/s10617-015-9159-8
Shen BHsu WYang W(2014)A Retargetable Static Binary Translator for the ARM ArchitectureACM Transactions on Architecture and Code Optimization10.1145/262933511:2(1-25)Online publication date: 1-Jun-2014
https://dl.acm.org/doi/10.1145/2629335
Edler von Koch TFranke B(2013)Limits of region-based dynamic binary parallelizationACM SIGPLAN Notices10.1145/2517326.245151848:7(13-22)Online publication date: 16-Mar-2013
https://dl.acm.org/doi/10.1145/2517326.2451518
Edler von Koch TFranke BMuir SHeiser GBlackburn S(2013)Limits of region-based dynamic binary parallelizationProceedings of the 9th ACM SIGPLAN/SIGOPS international conference on Virtual execution environments10.1145/2451512.2451518(13-22)Online publication date: 16-Mar-2013
https://dl.acm.org/doi/10.1145/2451512.2451518
Shen BChen JHsu WYang WJerraya ACarloni LMooney VRabbah R(2012)LLBTProceedings of the 2012 international conference on Compilers, architectures and synthesis for embedded systems10.1145/2380403.2380419(51-60)Online publication date: 7-Oct-2012
https://dl.acm.org/doi/10.1145/2380403.2380419
Show More Cited By

Abstract

References

Cited By

Index Terms

Recommendations

Guest Editors' Introduction: Addressing the Challenges of Debug and Diagnosis

Guest Editors' Introduction: High-Performance Reconfigurable Computing

Acknowledgment to Guest Editors and Reviewers (2011)

Comments

Information

Published In

Publisher

Publication History

Qualifiers

Contributors

Other Metrics

Bibliometrics

Article Metrics

Other Metrics

Citations

Cited By

View options

Figures

Other

Share

Share this Publication link

Share on social media

Affiliations