skip to main content
research-article

Baring It All to Software: Raw Machines

Published: 01 September 1997 Publication History

Abstract

The most radical of the architectures that appear in this issue are Raw processors-highly parallel architectures with hundreds of very simple processors coupled to a small portion of the on-chip memory. Each processor, or tile, also contains a small bank of configurable logic, allowing synthesis of complex operations directly in configurable hardware. Unlike the others, this architecture does not use a traditional instruction set architecture. Instead, programs are compiled directly onto the Raw hardware, with all units told explicitly what to do by the compiler. The compiler even schedules most of the intertile communication. The real limitation to this architecture is the efficacy of the compiler. The authors demonstrate impressive speedups for simple algorithms that lend themselves well to this architectural model, but whether this architecture will be effective for future workloads is an open question.

References

[1]
D.J. Scales K. Gharachorloo and C.A. Thekkath, "Shasta: A Low Overhead, Software-Only Approach for Supporting Fine-Grain Shared Memory," Proc. Int'l Conf. Architectural Support for Programming Languages and Operating Systems VII, ACM Press, New York, 1996, pp. 174-185.
[2]
V. Sarkar and J.L. Hennessy, "Compile-Time Partitioning and Scheduling of Parallel Programs," Proc. ACM SIGPLAN '86 Symp. Compiler Construction, ACM Press, New York, 1986, pp. 17-26.
[3]
J. Babb, et al., "Logic Emulation with Virtual Wires," IEEE Trans. CAD, 1997, to appear.
[4]
C. Selvidge, et al., "TIERS: Topology Independent Pipelined Routing and Scheduling for VirtualWire Compilation," Proc. ACM Int'l Workshop on FPGAs, ACM Press, New York, 1995, pp. 12-14.
[5]
A.V. Aho M. Ganapathi and S.W.K. Tjiang, "Code Generation Using Tree Matching and Dynamic Programming," ACM Trans. Programming Languages and Systems, Oct. 1989, pp. 491-516.
[6]
S. Hinrichs, et al., "An Architecture for Optimal All-to-All Personalized Communication," Proc. Sixth Ann. ACM Symp. Parallel Algorithms and Architectures, ACM Press, New York, 1994, pp. 310-319.
[7]
G.S. Sohi S. Breach and T.N. Vijaykumar, "Multiscalar Processors," Proc. 22nd Int'l Symp. Computer Architecture, IEEE CS Press, Los Alamitos, Calif., 1995, pp. 414-425.
[8]
S. Borkar, et al., "Supporting Systolic and Memory Communication in iWarp," Proc. 17th Int'l Symp. Computer Architecture, IEEE CS Press, Los Alamitos, Calif., 1990, pp. 70-81.
[9]
D. Shoemaker, et al., "NuMesh: An Architecture Optimized for Scheduled Communication," J. Supercomputing, 1996, pp. 285-302.
[10]
J.A. Fisher, "Very Long Instruction Word Architectures and the ELI-512," Proc. 10th Int'l Symp. Computer Architecture, IEEE CS Press, Los Alamitos, Calif., 1983, pp. 140-150.
[11]
K. Olukotun, et al., "The Case for a Single-Chip Multiprocessor," Proc. Int'l Conf. Architectural Support for Programming Languages and Operating Systems VII, ACM Press, New York, 1996, pp. 2-11.
[12]
R. Sites, "Architects Look to the Future," Microprocessor Report, Aug. 5, 1996, pp. 19-20.

Cited By

View all
  • (2023)Flip: Data-centric Edge CGRA AcceleratorACM Transactions on Design Automation of Electronic Systems10.1145/363111829:1(1-25)Online publication date: 18-Dec-2023
  • (2023)Manticore: Hardware-Accelerated RTL Simulation with Static Bulk-Synchronous ParallelismProceedings of the 28th ACM International Conference on Architectural Support for Programming Languages and Operating Systems, Volume 410.1145/3623278.3624750(219-237)Online publication date: 25-Mar-2023
  • (2023)Allocation and Scheduling of Dataflow Graphs on Hybrid Dataflow/von Neumann ArchitecturesProceedings of the 21st ACM-IEEE International Conference on Formal Methods and Models for System Design10.1145/3610579.3611079(59-70)Online publication date: 21-Sep-2023
  • Show More Cited By

Recommendations

Comments

Information & Contributors

Information

Published In

cover image Computer
Computer  Volume 30, Issue 9
September 1997
91 pages

Publisher

IEEE Computer Society Press

Washington, DC, United States

Publication History

Published: 01 September 1997

Qualifiers

  • Research-article

Contributors

Other Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

  • Downloads (Last 12 months)0
  • Downloads (Last 6 weeks)0
Reflects downloads up to 20 Jan 2025

Other Metrics

Citations

Cited By

View all

View Options

View options

Media

Figures

Other

Tables

Share

Share

Share this Publication link

Share on social media