Portero et al., 2011 - Google Patents

Methodology for energy-flexibility space exploration and mapping of multimedia applications to single-processor platform styles

Portero et al., 2011

View PDF
Document ID
6282149892348927381
Author
Portero A
Talavera G
Moreno M
Carrabina J
Catthoor F
Publication year
Publication venue
IEEE transactions on circuits and systems for video technology

External Links

Snippet

Embedded multimedia devices are now a common element of our environment, such as mp3 players, handheld devices, and so on. Choosing the right main processing element is a key issue for the success of these devices, and their consumption, performance …
Continue reading at www.academia.edu (PDF) (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5045—Circuit design
    • G06F17/505—Logic synthesis, e.g. technology mapping, optimisation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for programme control, e.g. control unit
    • G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
    • G06F9/30—Arrangements for executing machine-instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline, look ahead
    • G06F9/3867—Concurrent instruction execution, e.g. pipeline, look ahead using instruction pipelines
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F8/00—Arrangements for software engineering
    • G06F8/40—Transformations of program code
    • G06F8/41—Compilation
    • G06F8/44—Encoding
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/78—Power analysis and optimization
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
    • G06F1/26—Power supply means, e.g. regulation thereof
    • G06F1/32—Means for saving power
    • G06F1/3203—Power Management, i.e. event-based initiation of power-saving mode
    • G06F1/3234—Action, measure or step performed to reduce power consumption
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/30—Information retrieval; Database structures therefor; File system structures therefor
    • G06F17/30861—Retrieval from the Internet, e.g. browsers
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/10—Complex mathematical operations
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/76—Architectures of general purpose stored programme computers
    • G06F15/78—Architectures of general purpose stored programme computers comprising a single central processing unit

Similar Documents

Publication Publication Date Title
Benini et al. System-level power optimization: techniques and tools
Keinert et al. SystemCoDesigner—an automatic ESL synthesis approach by design space exploration and behavioral synthesis for streaming applications
Akbari et al. X-CGRA: An energy-efficient approximate coarse-grained reconfigurable architecture
Jóźwiak et al. Modern development methods and tools for embedded reconfigurable systems: A survey
Camposano et al. Embedded system design
Pimentel The artemis workbench for system-level performance evaluation of embedded systems
Diguet et al. Closed-loop--based self-adaptive Hardware/Software-Embedded systems: Design methodology and smart cam case study
Yang et al. Power and performance analysis of motion estimation based on hardware and software realizations
Qamar et al. LP-HLS: Automatic power-intent generation for high-level synthesis based hardware implementation flow
Portero et al. Methodology for energy-flexibility space exploration and mapping of multimedia applications to single-processor platform styles
Roquier et al. Hardware and software synthesis of heterogeneous systems from dataflow programs
Roorda et al. FPGA architecture exploration for DNN acceleration
Nezan et al. Multi-purpose systems: A novel dataflow-based generation and mapping strategy
Han et al. Simulink®-based heterogeneous multiprocessor SoC design flow for mixed hardware/software refinement and simulation
Piscitelli et al. A Signature‐Based Power Model for MPSoC on FPGA
Sahlbach et al. A system-level FPGA design methodology for video applications with weakly-programmable hardware components
Boutellier et al. Automatic synthesis of TTA processor networks from RVC-CAL dataflow programs
Folmer et al. High-level synthesis of digital circuits from template haskell and sdf-ap
Holzer et al. Efficient design methods for embedded communication systems
Corvino et al. Transformation-based exploration of data parallel architecture for customizable hardware: A jpeg encoder case study
Payá-Vayá et al. A multi-shared register file structure for VLIW processors
Galanis et al. A partitioning methodology for accelerating applications in hybrid reconfigurable platforms
Mohanty et al. A model-based extensible framework for efficient application design using FPGA
Wang et al. Input space adaptive design: A high-level methodology for energy and performance optimization
Wilberg Codesign for Real-Time Video Applications