Jung et al., 1994 - Google Patents

Distributed control synthesis for data-dependent iterative algorithms

Jung et al., 1994

Document ID
478178986878157692
Author
Jung B
Jeong Y
Burleson W
Publication year
Publication venue
Proceedings of IEEE International Conference on Application Specific Array Processors (ASSAP'94)

External Links

Snippet

Data-dependent control flow changes are typically implemented in complex general- purpose controllers. However, in medium to fine-grained iterative algorithms found in DSP and arithmetic, it is desirable for both cost and performance reasons to develop simplified …
Continue reading at ieeexplore.ieee.org (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5045—Circuit design
    • G06F17/505—Logic synthesis, e.g. technology mapping, optimisation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for programme control, e.g. control unit
    • G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
    • G06F9/30—Arrangements for executing machine-instructions, e.g. instruction decode
    • G06F9/30003—Arrangements for executing specific machine instructions
    • G06F9/30007—Arrangements for executing specific machine instructions to perform operations on data operands
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F8/00—Arrangements for software engineering
    • G06F8/40—Transformations of program code
    • G06F8/41—Compilation
    • G06F8/44—Encoding
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/10—Complex mathematical operations
    • G06F17/11—Complex mathematical operations for solving equations, e.g. nonlinear equations, general mathematical optimization problems
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/30—Information retrieval; Database structures therefor; File system structures therefor
    • G06F17/30943—Information retrieval; Database structures therefor; File system structures therefor details of database functions independent of the retrieved data type
    • G06F17/30946—Information retrieval; Database structures therefor; File system structures therefor details of database functions independent of the retrieved data type indexing structures
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/76—Architectures of general purpose stored programme computers
    • G06F15/78—Architectures of general purpose stored programme computers comprising a single central processing unit
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2207/00—Indexing scheme relating to methods or arrangements for processing data by operating upon the order or content of the data handled
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application

Similar Documents

Publication Publication Date Title
Prabhakar et al. Plasticine: A reconfigurable architecture for parallel paterns
Sasao AND-EXOR expressions and their optimization
Cronquist et al. Specifying and compiling applications for RaPiD
Hara et al. Chstone: A benchmark program suite for practical c-based high-level synthesis
JP5419419B2 (en) system
WO2006115635A2 (en) Automatic configuration of streaming processor architectures
WO2008053239A2 (en) Polynomial synthesis based on galois field diagram decomposition
Mokhov et al. Conditional partial order graphs: Model, synthesis, and application
Sasao Optimization of Multiple-Valued AND-EXOR Expressions Using Multiple-Place Decision Diagrams.
US5317755A (en) Systolic array processors for reducing under-utilization of original design parallel-bit processors with digit-serial processors by using maximum common divisor of latency around the loop connection
Potkonjak et al. Considering testability at behavioral level: use of transformations for partial scan cost minimization under timing and area constraints
Stiff et al. New decompilation techniques for binary-level co-processor generation
Krishnapriya et al. High level synthesis for retiming stochastic VLSI signal processing architectures
Jung et al. Distributed control synthesis for data-dependent iterative algorithms
Kuang et al. Dynamic pipeline design of an adaptive binary arithmetic coder
Talla Adaptive explicitly parallel instruction computing
Jeong et al. VLSI array synthesis for polynomial GCD computation and application to finite field division
Groote Throughput analysis of dataflow graphs
Nguyen et al. Design and implementation of a coarse-grained dynamically reconfigurable multimedia accelerator
Schwartz Cyclo-Static realizations, loop unrolling and CPM: Optimal multiprocessor scheduling
Feautrier Scalable and modular scheduling
Borrione et al. Formal proofs from HDL descriptions
Mamaghani et al. Asynchronous dataflow de-elastisation for efficient heterogeneous synthesis
Nakahara et al. A Comparison of Multi-Valued and Heterogeneous Decision Diagram Machines.
Bajwa et al. The MGAP's programming environment and the* C++ language