Corsonello et al., 2015 - Google Patents

A layout strategy for low-power voltage level shifters in 28nm UTBB FDSOI technology

Corsonello et al., 2015

Document ID
15452216997677950653
Author
Corsonello P
Frustaci F
Perri S
Publication year
Publication venue
2015 AEIT International Annual Conference (AEIT)

External Links

Snippet

Level Shifters (LSs) are critical components in Multi Supply Voltage Domain (MSVD) designs especially when signals need to be converted from the sub-threshold to the above- threshold domains. The design of a LS can greatly benefit from the adoption of recent …
Continue reading at ieeexplore.ieee.org (other versions)

Classifications

    • H—ELECTRICITY
    • H01—BASIC ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
    • H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body
    • H01L27/08—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including only semiconductor components of a single kind
    • H01L27/085—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only
    • H01L27/088—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only the components being field-effect transistors with insulated gate
    • H01L27/092—Complementary MIS field-effect transistors
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
    • H03K3/353—Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of field-effect transistors with internal or external positive feedback
    • H03K3/356—Bistable circuits
    • H03K3/356104—Bistable circuits using complementary field-effect transistors
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/0175—Coupling arrangements; Interface arrangements
    • H03K19/0185—Coupling arrangements; Interface arrangements using field effect transistors only
    • H03K19/018507—Interface arrangements
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/01—Details
    • H03K3/012—Modifications of generator to improve response time or to decrease power consumption
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/0008—Arrangements for reducing power consumption
    • H03K19/0016—Arrangements for reducing power consumption by using a control or a clock signal, e.g. in order to apply power supply
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K17/00—Electronic switching or gating, i.e. not by contact-making or -braking
    • H03K17/51—Electronic switching or gating, i.e. not by contact-making or -braking characterised by the components used
    • H—ELECTRICITY
    • H01—BASIC ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof; Multistep manufacturing processes therefor

Similar Documents

Publication Publication Date Title
Flatresse et al. Ultra-wide body-bias range LDPC decoder in 28nm UTBB FDSOI technology
US9148149B2 (en) Flip-flop circuit with resistive poly routing
US20090224803A1 (en) Cmos back-gated keeper technique
Taco et al. Low voltage logic circuits exploiting gate level dynamic body biasing in 28 nm UTBB FD-SOI
CN110620577B (en) Level conversion unit circuit based on FDSOI structure and layout design method
JP2011015402A (en) Voltage level shifter
US8575962B2 (en) Integrated circuit having critical path voltage scaling and method therefor
US8547155B2 (en) Soft error robust low power latch device layout techniques
Pelloux-Prayer et al. Performance analysis of multi-V T design solutions in 28nm UTBB FD-SOI technology
Rajendran et al. A 16 ns, 28 fJ wide-range subthreshold level converter using low-voltage current mirror
Corsonello et al. A layout strategy for low-power voltage level shifters in 28nm UTBB FDSOI technology
Banu et al. The sub-threshold leakage reduction techniques in CMOS circuits
JP2006237760A (en) Semiconductor integrated circuit device
Reuter et al. From mosfets to ambipolar transistors: A static defet inverter cell for soi
US9979399B2 (en) Level shifter
Corsonello et al. Exploring well configurations for voltage level converter design in 28 nm UTBB FDSOI technology
Muttreja et al. Threshold voltage control through multiple supply voltages for power-efficient FinFET interconnects
Vatanjou et al. 28 nm UTBB-FDSOI energy efficient and variation tolerant custom digital-cell library with application to a subthreshold MAC block
US6975143B2 (en) Static logic design for CMOS
Jadue et al. Level shifter architecture for dynamically biasing ultra-low voltage subcircuits of integrated systems
Moghaddam et al. A low-voltage level shifter based on double-gate MOSFET
Kim et al. Static leakage control in null convention logic standard cells in 28 nm UTBB-FDSOI CMOS
Varma et al. Sub Threshold Level Shifters and Level Shifter with LEC for LSI’s
Baba Fayaz et al. Power‐efficient voltage up level shifter with low power–delay product
Bernard et al. Experimental analysis of flip-flops minimum operating voltage in 28nm FDSOI and the impact of back bias and temperature