USRE44076E1 - Digital transmitter/receiver system having a robust error correction coding/decoding device and error correction coding/decoding method thereof - Google Patents

Digital transmitter/receiver system having a robust error correction coding/decoding device and error correction coding/decoding method thereof Download PDF

Info

Publication number
USRE44076E1
USRE44076E1 US12/712,965 US71296510A USRE44076E US RE44076 E1 USRE44076 E1 US RE44076E1 US 71296510 A US71296510 A US 71296510A US RE44076 E USRE44076 E US RE44076E
Authority
US
United States
Prior art keywords
data packets
packets
parity
error correction
parities
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active, expires
Application number
US12/712,965
Inventor
Yong-Deok Chang
Sung-Woo Park
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Samsung Electronics Co Ltd
Original Assignee
Samsung Electronics Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Samsung Electronics Co Ltd filed Critical Samsung Electronics Co Ltd
Priority to US12/712,965 priority Critical patent/USRE44076E1/en
Application granted granted Critical
Publication of USRE44076E1 publication Critical patent/USRE44076E1/en
Active legal-status Critical Current
Adjusted expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
    • H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
    • H03M13/11—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits using multiple parity bits
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/29—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes combining two or more codes or code structures, e.g. product codes, generalised product codes, concatenated codes, inner and outer codes
    • H03M13/2948—Iterative decoding
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/29—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes combining two or more codes or code structures, e.g. product codes, generalised product codes, concatenated codes, inner and outer codes
    • H03M13/2906—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes combining two or more codes or code structures, e.g. product codes, generalised product codes, concatenated codes, inner and outer codes using block codes
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/29—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes combining two or more codes or code structures, e.g. product codes, generalised product codes, concatenated codes, inner and outer codes
    • H03M13/2906—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes combining two or more codes or code structures, e.g. product codes, generalised product codes, concatenated codes, inner and outer codes using block codes
    • H03M13/2909—Product codes
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/29—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes combining two or more codes or code structures, e.g. product codes, generalised product codes, concatenated codes, inner and outer codes
    • H03M13/2906—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes combining two or more codes or code structures, e.g. product codes, generalised product codes, concatenated codes, inner and outer codes using block codes
    • H03M13/2927—Decoding strategies
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L1/00—Arrangements for detecting or preventing errors in the information received
    • H04L1/004—Arrangements for detecting or preventing errors in the information received by using forward error control
    • H04L1/0041—Arrangements at the transmitter end
    • H04L1/0042—Encoding specially adapted to other signal generation operation, e.g. in order to reduce transmit distortions, jitter, or to improve signal shape
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L1/00—Arrangements for detecting or preventing errors in the information received
    • H04L1/004—Arrangements for detecting or preventing errors in the information received by using forward error control
    • H04L1/0056—Systems characterized by the type of code used
    • H04L1/0057—Block codes
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L1/00—Arrangements for detecting or preventing errors in the information received
    • H04L1/004—Arrangements for detecting or preventing errors in the information received by using forward error control
    • H04L1/0056—Systems characterized by the type of code used
    • H04L1/0064—Concatenated codes
    • H04L1/0065—Serial concatenated codes
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N21/00—Selective content distribution, e.g. interactive television or video on demand [VOD]
    • H04N21/20—Servers specifically adapted for the distribution of content, e.g. VOD servers; Operations thereof
    • H04N21/23—Processing of content or additional data; Elementary server operations; Server middleware
    • H04N21/238—Interfacing the downstream path of the transmission network, e.g. adapting the transmission rate of a video stream to network bandwidth; Processing of multiplex streams
    • H04N21/2383—Channel coding or modulation of digital bit-stream, e.g. QPSK modulation
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N21/00—Selective content distribution, e.g. interactive television or video on demand [VOD]
    • H04N21/40—Client devices specifically adapted for the reception of or interaction with content, e.g. set-top-box [STB]; Operations thereof
    • H04N21/43—Processing of content or additional data, e.g. demultiplexing additional data from a digital video stream; Elementary client operations, e.g. monitoring of home network or synchronising decoder's clock; Client middleware
    • H04N21/438—Interfacing the downstream path of the transmission network originating from a server, e.g. retrieving encoded video stream packets from an IP network
    • H04N21/4382—Demodulation or channel decoding, e.g. QPSK demodulation
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N21/00—Selective content distribution, e.g. interactive television or video on demand [VOD]
    • H04N21/40—Client devices specifically adapted for the reception of or interaction with content, e.g. set-top-box [STB]; Operations thereof
    • H04N21/43—Processing of content or additional data, e.g. demultiplexing additional data from a digital video stream; Elementary client operations, e.g. monitoring of home network or synchronising decoder's clock; Client middleware
    • H04N21/442—Monitoring of processes or resources, e.g. detecting the failure of a recording device, monitoring the downstream bandwidth, the number of times a movie has been viewed, the storage space available from the internal hard disk
    • H04N21/44209—Monitoring of downstream path of the transmission network originating from a server, e.g. bandwidth variations of a wireless network
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N21/00—Selective content distribution, e.g. interactive television or video on demand [VOD]
    • H04N21/40—Client devices specifically adapted for the reception of or interaction with content, e.g. set-top-box [STB]; Operations thereof
    • H04N21/43—Processing of content or additional data, e.g. demultiplexing additional data from a digital video stream; Elementary client operations, e.g. monitoring of home network or synchronising decoder's clock; Client middleware
    • H04N21/442—Monitoring of processes or resources, e.g. detecting the failure of a recording device, monitoring the downstream bandwidth, the number of times a movie has been viewed, the storage space available from the internal hard disk
    • H04N21/4425—Monitoring of client processing errors or hardware failure
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
    • H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
    • H03M13/13—Linear codes
    • H03M13/15—Cyclic codes, i.e. cyclic shifts of codewords produce other codewords, e.g. codes defined by a generator polynomial, Bose-Chaudhuri-Hocquenghem [BCH] codes
    • H03M13/151—Cyclic codes, i.e. cyclic shifts of codewords produce other codewords, e.g. codes defined by a generator polynomial, Bose-Chaudhuri-Hocquenghem [BCH] codes using error location or error correction polynomials
    • H03M13/1515—Reed-Solomon codes
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/25—Error detection or forward error correction by signal space coding, i.e. adding redundancy in the signal constellation, e.g. Trellis Coded Modulation [TCM]
    • H03M13/251—Error detection or forward error correction by signal space coding, i.e. adding redundancy in the signal constellation, e.g. Trellis Coded Modulation [TCM] with block coding
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/29—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes combining two or more codes or code structures, e.g. product codes, generalised product codes, concatenated codes, inner and outer codes
    • H03M13/2933—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes combining two or more codes or code structures, e.g. product codes, generalised product codes, concatenated codes, inner and outer codes using a block and a convolutional code
    • H03M13/2936—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes combining two or more codes or code structures, e.g. product codes, generalised product codes, concatenated codes, inner and outer codes using a block and a convolutional code comprising an outer Reed-Solomon code and an inner convolutional code

Definitions

  • the present invention relates to a digital transmitter/receiver system, and more particularly to an error correction coding/decoding device and method for a digital transmitter/receiver system.
  • FIG. 1 is a schematic block diagram of an error correction coding device of a transmitter system of the United States ATSC standard.
  • the error correction coding device 100 includes a randomizer 111 , an RS (Reed-Solomon) encoder 113 , an interleaver 115 , and a trellis encoder 117 .
  • RS Random-Solomon
  • An RS data block has a size of 207 bytes including input data of 187 bytes and an RS parity of 20 bytes, which is added for the error correction, and constitutes one segment (hereinafter referred to as “packet”) along with a segment sync signal.
  • the input data which is inputted from an MPEG transport system, has a structure of an MPEG2-TS (Transport Stream) in which one packet is composed of 188 bytes.
  • the MPEG2-TS packet is composed of a 1-byte sync signal, 3-byte header including a PID (Packet Identifier), and 184-byte payload data.
  • PID Packet Identifier
  • the input data is converted into a random form in the randomizer 111 , and the RS parity of 20 bytes for the error correction is added to the randomized data in the RS encoder 113 . Then, the data is convolution-interleaved in the interleaver 115 , and then trellis-encoded with a ratio of 2/3 through the trellis encoder 117 .
  • FIG. 2 is a view illustrating the structure of a data frame for transmission.
  • the randomization and the error correction coding are performed with respect to the input data, but are not performed with respect to the sync byte of the transport packet corresponding to the segment sync signal. That is, the data packet randomized and error-correction-coded is converted in a data frame for transmission, and a segment sync signal and a field sync signal are added to the data frame to be transmitted.
  • FIG. 3 is a schematic block diagram of a receiver system having an error correction decoding device corresponding to the error correction coding device of the transmitter system of FIG. 1 .
  • the error correction decoding device 300 includes a trellis decoder 311 , a deinterleaver 313 , an RS decoder 315 and a derandomizer 317 in the reverse order of the error correction coding device 100 of the transmitter system.
  • the error correction decoding device 300 of the receiver system as described above corrects an error occurring in the transmission channel environment and the transmitter system.
  • the RS encoder 113 and the RS decoder 315 serve to correct a burst error in association with the convolution interleaver/deinterleaver.
  • An aspect of the present invention is to provide a digital transmitter/receiver system having a strong error correction coding/decoding device that can guarantee a receiving performance in an inferior channel environment, and an error correction coding/decoding method thereof.
  • an error correction coding device for a digital transmitter system comprising a first RS (Reed-Solomon) encoder for adding parities of a predetermined number of bytes to a predetermined number of data packets, respectively, a storage unit for storing the data packets having the parities of the predetermined number of bytes added thereto, and a second RS encoder for generating the parity packets corresponding to the stored data packets, wherein the first RS encoder adds the parities of the predetermined number of bytes to the parity packets, and the storage unit stores the parity packets having the parities of the predetermined number of bytes added thereto.
  • the data packet is one of a normal data packet and a robust data packet.
  • the second RS encoder generates the parity packets corresponding to a remaining part of the data packets except for a header part.
  • the error correction coding device further comprises a header inserter for inserting headers to the parity packets generated from the second RS encoder, respectively, and a randomizer for randomizing the data packets and the parity packets in a predetermined pattern before the first RS encoder adds the parities of the predetermined number of bytes thereto.
  • an error correction coding method comprising a first encoding step of adding parities of a predetermined number of bytes to a predetermined number of data packets, respectively, a step of storing the data packets having the parities of the predetermined number of bytes added thereto, a second encoding step of generating the parity packets corresponding to the stored data packets, and a third encoding step of adding the parities of the predetermined number of bytes to the parity packets.
  • the second encoding step generates the parity packets corresponding to a remaining part of the data packets except for a header part.
  • the error correction coding method further comprises the steps of inserting headers to the parity packets generated at the second encoding step, and randomizing the data packets and the parity packets in a predetermined pattern before the first encoding step and the third encoding step.
  • an error correction decoding device for a digital receiver system comprising a first RS (Reed-Solomon) decoder for correcting errors of a predetermined number of data packets using parities of a predetermined number of bytes included in the data packets, a storage unit for storing the error-corrected data packets, and a second RS decoder for correcting errors of the data packets using the parity packets, wherein the second RS decoder updates the data packets stored in the storage unit based on the error-corrected data packets.
  • the data packet is one of a normal data packet and a robust data packet.
  • the error correction decoding device further comprises a randomizer for derandomizing the parity packets in a predetermined pattern, and the second RS decoder corrects the errors of the data packets using the derandomized parity packets. Also, the first RS decoder performs the error correction once again with respect to the updated data packets.
  • an error correction decoding method comprising a first decoding step of correcting errors of a predetermined number of data packets using parities of a predetermined number of bytes included in the data packets, a step of storing the error-corrected data packets, a second decoding step of correcting errors of the data packets error-corrected at the first decoding step using the parity packets, a step of updating the stored data packets based on the data packets error-corrected at the second decoding step, and a third decoding step of correcting errors of the updated data packets using the parities of the predetermined number of bytes.
  • the error correction decoding method further comprises the steps of derandomizing the parity packets in a predetermined pattern before the second decoding step, and randomizing the derandomized parity packets in the predetermined pattern before the third decoding step.
  • the transmitter generates parities of the predetermined number of bytes included in the packets and the predetermined number of parity packets, and the receiver performs an error correction using the parities of the predetermined number of bytes and the predetermined number of parity packets, so that a stronger error correction can be achieved.
  • FIG. 1 is a schematic block diagram of an error correction coding device of a conventional ATSC transmitter system
  • FIG. 2 is a view illustrating the structure of a data frame coded through the error correction coding device of FIG. 1 ;
  • FIG. 3 is a schematic block diagram of an error correction coding device of a conventional ATSC receiver system
  • FIG. 4 is a schematic block diagram of a digital transmitter system having an error correction coding device according to an embodiment of the present invention
  • FIG. 5 is a view illustrating the structure of a data frame coded through the error correction coding device of FIG. 4 ;
  • FIG. 6 is a flowchart illustrating an error correction coding method performed by the error correction coding device of FIG. 4 ;
  • FIG. 7 is a block diagram of an error correction coding device according to another embodiment of the present invention.
  • FIG. 8 is a flowchart illustrating an error correction coding method performed by the error correction coding device of FIG. 7 ;
  • FIG. 9 is a schematic block diagram of a digital receiver system having an error correction decoding device according to the present invention.
  • FIG. 10 is a flowchart illustrating an error correction method performed by the error correction decoding device of FIG. 7 according to an embodiment of the present invention.
  • FIG. 11 is a flowchart illustrating an error correction method performed by the error correction decoding device of FIG. 7 according to an embodiment of the present invention.
  • FIG. 4 is a schematic block diagram of a digital transmitter system having an error correction coding device according to an embodiment of the present invention.
  • the digital transmitter system includes an error correction coding device 400 according to the present invention, a sync inserter 511 , a pilot inserter 513 , a pulse shaping filter 515 , and an RF unit 517 .
  • the error correction coding device 400 includes a FIFO (First-In First-Out) unit 411 , a time divider 413 , a randomizer 415 , a first RS encoder 417 , a storage unit 419 , a second RS encoder 421 , a header inserter 423 , an interleaver 425 , and a trellis encoder 427 .
  • FIFO First-In First-Out
  • the FIFO unit 411 buffers data packets MPEG2-TS-packetized by an MPEG transmitter system (not illustrated) in a FIFO manner.
  • the data packet may be either of a normal data packet and a robust data packet that is more robust than the normal data packet in the channel environment.
  • the time divider 413 divides a field time with respect to the data packets outputted from the FIFO unit 411 and parity packets outputted from the header inserter 423 . For example, it divides L packets except for field sync signals into N data packets and (L-N) parity packets.
  • the randomizer 415 randomizes the N data packets or the (L-N) parity packets outputted from the time divider 413 in accordance with a predetermined pattern. That is, the randomizer 415 first randomizes the N data packets outputted from the FIFO unit 411 , and then randomizes the (L-N) parity packets.
  • the first RS encoder 417 adds parities of a predetermined number of bytes to the respective randomized packets.
  • the first RS encoder 417 first adds parities to the N randomized data packets, and then adds parities to the (L-N) parity packets.
  • the storage unit 419 stores the packets to which the parities are added by the first RS encoder 417 .
  • the second RS encoder 421 generates the (L-N) parity packets based on the N data packets stored in the storage unit 419 . That is, the second RS encoder 421 adds the parities of (L-N) bytes corresponding to the (L-N) packets.
  • the header inserter 423 inserts headers of a predetermined number of bytes to the (L-N) parity packets generated from the second RS encoder 421 .
  • the (L-N) header-inserted parity packets are inputted to the time divider 413 , and then outputted to the randomizer 415 through the time divider 413 .
  • the (L-N) parity packets are randomized through the randomizer 415 , and the parities of the predetermined number of bytes are added to the (L-N) packets through the first RS encoder 417 .
  • the (L-N) packets having the parities added thereto are then stored in the storage unit 419 .
  • the interleaver 425 interleaves the L packets to which the parities of the predetermined number of bytes are added to rearrange the L packets in the unit of a byte, and the trellis encoder 427 trellis-encodes the interleaved data to rearrange the interleaved data in the unit of a bit.
  • the data, error-correction-coded by the error correction coding device 400 as described above, is inputted to the sync inserter 511 , and a segment sync signal and a field sync signal are inserted into the data.
  • the pilot inserter 513 generates a pilot signal having a power lower than an average power of symbol data, and adds the pilot signal to the data.
  • the pulse shaping filter 515 is a filter having a specified roll-off factor, and performs a pulse shaping of the data.
  • the RF unit 517 up-converts the data into an RF channel band signal to be transmitted, and outputs the RF channel band signal to an antenna.
  • FIG. 5 is a view illustrating the structure of a transmitted data frame of the ATSC standard to which the error correction coding according to the present invention is applied
  • FIG. 6 is a flowchart illustrating an error correction coding method performed by the digital transmitter system illustrated in FIG. 4 .
  • the error correction coding process according to the present invention will be explained in detail with reference to FIGS. 4 to 6 .
  • the data packets MPEG2-TS-packetized by the MPEG transmitter system (not illustrated) are inputted to the FIFO unit 411 (step S 11 ).
  • the N data packets ((a) in FIG. 5 ) outputted from the FIFO unit 411 are inputted and randomized by the randomizer 415 via the time divider 413 (step S 13 ).
  • the first RS encoder 417 adds a 20-byte parity ((b) in FIG. 5 ) to each of the N randomized packets (step S 15 ).
  • the N packets to which the 20-byte parities are added ((a) and (b) in FIG. 5 ) are stored in the storage unit 419 (step S 17 ).
  • the second RS encoder 421 When the N packets ((a) and (b) in FIG. 5 ), to which 20-byte parities are added, are stored in the storage unit 419 , the second RS encoder 421 generates ( 312 -N)-byte parities ((d) in FIG. 5 ) in vertical fashion with respect to the stored N packets excluding the header and the 20-byte parities (step S 19 ). As a result, ( 312 -N) parity packets are generated.
  • the second RS encoder 421 may generate ( 312 -N) parity packets ((d) and (e) in FIG. 5 ) in vertical fashion, with respect to the N packets excluding the header, which are the N packets being stored in the storage unit 419 and to which 20-byte parities are added.
  • the 204-byte parity packets ((d) and (e) in FIG. 5 ) containing parities are rearranged to generate ( 312 -N) parity packets with respect to the N data packets.
  • the header inserter 423 inserts 3-byte headers to the ( 312 -N) parity packets ((d) in FIG. 5 ) (step S 21 ).
  • the 3-byte header ((c) in FIG. 5 ) includes a PID (Packet Identifier) for discriminating the N data packets from the ( 312 -N) parity packets.
  • PID Packet Identifier
  • the ( 312 -N) parity packets ((c) and (d) in FIG. 5 ) outputted from the header inserter 423 are randomized through the randomizer 415 after passing through the time divider 413 (step S 23 ).
  • the 20-byte parities ((e) in FIG. 5 ) are added to the randomized parity packets ((c) and (d) in FIG. 5 ) through the first RS encoder 417 , and then the parity packets are stored in the storage unit 419 (step S 25 ). Finally, data of one field is stored in the storage unit 419 as shown in FIG. 5 .
  • the packets are rearranged in the unit of a byte through the interleaver 425 , and then rearranged in the unit of a bit through the trellis encoder 427 to complete the error correction coding (step S 27 ).
  • FIG. 7 is a block diagram of an error correction coding device 700 according to another embodiment of the present invention
  • FIG. 8 is a flowchart illustrating an error correction coding method performed by the error correction coding device 700 of FIG. 7 .
  • the error correction coding process performed by the error correction coding device 700 according to another embodiment of the present invention will be explained in detail.
  • the error correction coding of the data packets MPEG2-TS-packetized by an MPEG transmitter system is performed along two paths.
  • the data packet may be either of a normal data packet and a robust data packet that is more robust than the normal data packet in the channel environment.
  • the first path processes the N data packets outputted through a FIFO unit 717
  • the second path processes the ( 312 -N) parity packets generated based on the N packets stored in a storage unit 711 .
  • the storage unit 711 stores the N input data packets ((a) in FIG. 5 ) (step S 71 ).
  • the second RS encoder 713 generates ( 312 -N)-byte parities ((d) in FIG. 5 ) in a vertical direction corresponding to a part, except for the header part, of the N stored packets (step S 73 ).
  • a header inserter 715 inserts 3-byte headers ((c) in FIG. 5 ) to the generated ( 312 -N) parity packets ((d) in FIG. 5 ) (step S 75 ).
  • the 3-byte header ((c) in FIG. 5 ) includes a PID (Packet Identifier) for discriminating the N data packets from the ( 312 -N) parity packets.
  • PID Packet Identifier
  • the ( 312 -N) parity packets outputted from the header inserter 715 are inputted to the time divider 719 .
  • the data outputted from the time divider has the form composed of (a), (b) and (c) parts in FIG. 5 .
  • the N data packets and the ( 312 -N) parity packets outputted from the time divider 719 are randomized in a predetermined pattern through a randomizer 721 (step S 77 ).
  • the first RS encoder 723 adds the 20-byte parities ((b) and (e) in FIG. 5 ) to the N data packets ((a) in FIG. 5 ) and the ( 312 -N) parity packets ((c) and (d) in FIG. 5 ), respectively (step S 79 ).
  • step S 81 an interleaving and a trellis encoding are performed to complete the error correction encoding.
  • the field data error-correction-encoded since the field data error-correction-encoded according to the embodiments of the present invention has the parity of the predetermined number of bytes per packet and the predetermined number of parity packets, the data can strongly be error-correction-encoded and then transmitted.
  • FIG. 9 is a schematic block diagram of a digital receiver system having an error correction decoding device according to the present invention.
  • the digital receiver system includes a tuner 811 , a frequency restorer 813 , a timing restorer 815 , an analog signal remover 817 , an equalizer 819 , a phase compensator 821 , and an error correction decoding device 900 .
  • the tuner 811 selects one of received band signals, and converts the selected band signal into a baseband signal.
  • the frequency restorer 813 and the timing restorer 815 restore a frequency offset and a timing offset of the received signal.
  • the analog signal remover 817 removes an analog signal included in the selected band signal.
  • the equalizer 819 removes an ISI (Inter-Symbol Interference) of the received signal, and the phase compensator 821 compensates for a phase error of the received signal.
  • ISI Inter-Symbol Interference
  • the error correction decoding device 900 detects an error corresponding to the error correction coding method performed by the error correction coding device 400 or 700 of the digital transmitter system illustrated in FIGS. 4 and 7 , and corrects the detected error.
  • the error correction decoding device 900 includes a trellis decoder 911 , a deinterleaver 913 , a FIFO unit 915 , a first RS decoder 917 , a randomizer 919 , a storage unit 921 , a second RS decoder 923 , and a derandomizer 925 .
  • the trellis decoder 911 and the deinterleaver 913 perform a trellis decoding and a deinterleaving corresponding to the trellis encoding and the interleaving used in the transmitter.
  • the deinterleaved data packets are buffered.
  • the data packet may be either of a normal data packet and a robust data packet that is more robust than the normal data packet in the channel environment.
  • the first RS decoder 917 corrects errors in a horizontal direction of the field data using parities of a predetermined number of bytes included in the data packets.
  • the randomizer 919 randomizes the data in a predetermined pattern.
  • the second RS decoder 923 corrects the errors of the data packets in a vertical direction of the field data using parity packets.
  • the storage unit 921 stores the data error-corrected through the first and second RS decoders 917 and 923 and information on whether the errors are corrected.
  • the derandomizer 925 derandomizes the data packets error-corrected in the horizontal direction through the first RS decoder 917 in the predetermined pattern.
  • FIG. 10 is a flowchart illustrating the error correction method corresponding to the error correction coding device 400 of FIG. 4
  • FIG. 11 is a flowchart illustrating the error correction method corresponding to the error correction coding device 700 of FIG. 7 according to the present invention.
  • the data outputted from the deinterleaver 913 is inputted to the first RS decoder 917 through the FIFO unit 915 .
  • the first RS decoder 917 corrects the errors in the horizontal direction of the field data ((a), (c) and (d) in FIG. 5 ) using the 20-byte parities ((b) and (e) in FIG. 5 ) included in the respective packets (step S 110 ).
  • the randomizer 919 derandomizes only the parity packets ((c) and (d) in FIG. 5 ) among the 312 packets for the operation of the second RS decoder 923 (step S 112 ). That is, since the parity packets generated from the second RS encoder 421 in the error correction coding device 400 of FIG. 4 are the derandomized data generated based on the N randomized data packets, the randomizer 919 derandomizes only the ( 312 -N) parity packets except for the N data packets.
  • the storage unit 921 stores the data error-corrected in the horizontal direction through the first RS decoder 917 and the information on whether the errors are corrected (step S 114 ).
  • the second RS decoder 923 corrects the errors of the N randomized data packets ((a) in FIG. 5 ) in the vertical direction using the derandomized parity packets ((c) and (d) in FIG. 5 ) stored in the storage unit 921 (step S 116 ).
  • the second RS decoder 923 updates the data stored in the storage unit 921 based on the data error-corrected in the vertical direction and the information on whether the errors are corrected (step S 118 ).
  • the randomizer 919 again randomizes only the derandomized parity packets ((c) and (d) in FIG. 5 ) stored in the storage unit 921 in accordance with a predetermined control signal (step S 120 ). That is, since the first RS encoder 417 of the error correction coding device 400 of FIG. 4 added the parities to the randomized data, the data should be randomized before the first RS decoder 917 performs the RS decoding.
  • the first RS decoder 923 performs the error correction once again with respect to the N randomized data packets and the ( 312 -N) parity packets ((a), (c) and (d) in FIG. 5 ) using the 20-byte parities ((b) and (e) in FIG. 5 ) (step S 122 ).
  • the derandomizer 925 derandomizes the error-corrected data in the predetermined pattern, so that the error correction in the receiver system is completed (step S 124 ).
  • the data outputted from the deinterleaver 913 is inputted to the first RS decoder 917 through the FIFO unit 915 .
  • the first RS decoder 917 corrects the errors in the horizontal direction of the N data packets and the ( 312 -N) parity packets ((a), (c) and (d) in FIG. 5 ) using the 20-byte parities ((b) and (e) in FIG. 5 ) included in the respective packets (step S 210 ).
  • the randomizer 919 derandomizes the 312 packets ((a), (c) and (d) in FIG. 5 ) error-corrected in the horizontal direction by the first RS decoder 917 (step S 212 ). That is, since the parity packets generated from the second RS encoder 713 in the error correction coding device 700 of FIG. 7 are the derandomized data generated based on the N derandomized data packets, the randomizer 919 derandomizes all the N data packets and the ( 312 -N) parity packets.
  • the storage unit 921 stores the data error-corrected through the first RS decoder 917 and the information on whether the errors are corrected (step S 214 ).
  • the second RS decoder 923 corrects the errors of the N data packets ((a) in FIG. 5 ) in the vertical direction using the derandomized parity packets ((c) and (d) in FIG. 5 ) stored in the storage unit 921 (step S 216 ).
  • the second RS decoder 923 updates the data stored in the storage unit 921 based on the error-corrected data and the information on whether the errors are corrected (step S 218 ).
  • the randomizer 919 again randomizes the N derandomized parity packets and the ( 312 -N) parity packets ((a), (c) and (d) in FIG. 5 ) stored in the storage unit 921 (step S 220 ). That is, since the first RS encoder 723 of the error correction coding device 700 of FIG. 7 added the parities to the randomized data, the data should be randomized before the first RS decoder 917 performs the RS decoding.
  • the first RS decoder 923 performs the error correction once again in the horizontal direction with respect to the 312 packets ((a), (c) and (d) in FIG. 5 ) using the 20-byte parities ((b) and (e) in FIG. 5 ) (step S 222 ).
  • the derandomizer 925 derandomizes the error-corrected and randomized data in the predetermined pattern, so that the error correction in the receiver system is completed (step S 224 ).
  • the error correction coding/decoding device for a digital transmitter/receiver system has a superior error correction capability by performing the error correction using parities of the predetermined number of bytes included in the packets and the predetermined number of parity packets, and thus it is possible to perform a stronger data transmission/reception in the inferior channel environments.
  • the data coded by the error correction coding device for a digital transmitter system can be error-corrected by the existing receiver side error correction decoding device, and recognized and processed as a null packet of the parity packets.
  • the transmitter generates parities of the predetermined number of bytes included in the packets and the predetermined number of parity packets, and the receiver performs an error correction using the parities existing in the horizontal and vertical directions with respect to the field data structure, so that a stronger error correction can be achieved.
  • the system according to the present invention is compatible with the existing receiver system.

Landscapes

  • Engineering & Computer Science (AREA)
  • Signal Processing (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Physics & Mathematics (AREA)
  • Probability & Statistics with Applications (AREA)
  • Theoretical Computer Science (AREA)
  • Multimedia (AREA)
  • Databases & Information Systems (AREA)
  • Detection And Prevention Of Errors In Transmission (AREA)
  • Error Detection And Correction (AREA)

Abstract

An error correction coding device includes a time divider for dividing field data of L packets into N data packets and (L-N) parity packets, a first RS (Reed-Solomon) encoder adding parities of a predetermined number of bytes to the data packets, respectively, a storage unit for storing the data packets, and a second RS encoder generating parity packets corresponding to the stored data packets. An error correction decoding device includes a first RS decoder correcting errors in a horizontal direction of the field data using parities of the predetermined number of bytes included in the L packets, a storage unit storing the error-corrected data packets, and a second RS decoder correcting errors in a vertical direction of the field data using the parity packets. Thus, the error correction can be strongly performed using parities existing in the horizontal and vertical directions with respect to the field data.

Description

More than one reissue application has been filed for the reissue of U.S. Pat. No. 7,337,386 filed May 24, 2004. The present application is a continuation reissue application of U.S. application Ser. No. 12/712,781 filed Feb. 25, 2010, which is a parent reissue application of the present continuation reissue application.
This application claims the benefit of U.S. Provisional Patent Application Nos. 60/478,342 filed Jun. 16, 2003 and 60/495,873 filed Aug. 19, 2003 in the U.S. Patent and Trademark Office, and Korean Patent Application No. 2003-67522 filed Sep. 29, 2003 in the Korean Intellectual Property Office, the disclosures of which are incorporated herein by reference.
BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention relates to a digital transmitter/receiver system, and more particularly to an error correction coding/decoding device and method for a digital transmitter/receiver system.
2. Description of the Related Art
FIG. 1 is a schematic block diagram of an error correction coding device of a transmitter system of the United States ATSC standard. Referring to FIG. 1, the error correction coding device 100 includes a randomizer 111, an RS (Reed-Solomon) encoder 113, an interleaver 115, and a trellis encoder 117.
Here, it is exemplified that the RS encoder 113 comprises an RS (207,187), t=10 code, which has an error correction capability of 10 bytes. An RS data block has a size of 207 bytes including input data of 187 bytes and an RS parity of 20 bytes, which is added for the error correction, and constitutes one segment (hereinafter referred to as “packet”) along with a segment sync signal.
The input data, which is inputted from an MPEG transport system, has a structure of an MPEG2-TS (Transport Stream) in which one packet is composed of 188 bytes. The MPEG2-TS packet is composed of a 1-byte sync signal, 3-byte header including a PID (Packet Identifier), and 184-byte payload data.
The input data is converted into a random form in the randomizer 111, and the RS parity of 20 bytes for the error correction is added to the randomized data in the RS encoder 113. Then, the data is convolution-interleaved in the interleaver 115, and then trellis-encoded with a ratio of 2/3 through the trellis encoder 117.
Through the above-described process, the error correction encoding of the input data is performed.
FIG. 2 is a view illustrating the structure of a data frame for transmission. The randomization and the error correction coding are performed with respect to the input data, but are not performed with respect to the sync byte of the transport packet corresponding to the segment sync signal. That is, the data packet randomized and error-correction-coded is converted in a data frame for transmission, and a segment sync signal and a field sync signal are added to the data frame to be transmitted.
FIG. 3 is a schematic block diagram of a receiver system having an error correction decoding device corresponding to the error correction coding device of the transmitter system of FIG. 1. The error correction decoding device 300 includes a trellis decoder 311, a deinterleaver 313, an RS decoder 315 and a derandomizer 317 in the reverse order of the error correction coding device 100 of the transmitter system.
The error correction decoding device 300 of the receiver system as described above corrects an error occurring in the transmission channel environment and the transmitter system. Especially, the RS encoder 113 and the RS decoder 315 serve to correct a burst error in association with the convolution interleaver/deinterleaver.
Recently, as the necessity for indoor, portable and mobile receiving services of ground-wave digital broadcasts is increasing, it is required to stably receive data even in the inferior channel environments. However, the error correction coding method of the existing ATSC transmission system cannot guarantee a stable receiving of data in the inferior channel environment where many errors occur. Thus, there is a demand for a strong error correction coding device and method having a capability of correcting more errors.
SUMMARY OF THE INVENTION
The present invention has been developed in order to solve the above drawbacks and other problems associated with the conventional arrangement. An aspect of the present invention is to provide a digital transmitter/receiver system having a strong error correction coding/decoding device that can guarantee a receiving performance in an inferior channel environment, and an error correction coding/decoding method thereof.
To achieve the above aspects and/or other features of the present invention, there is provided an error correction coding device for a digital transmitter system comprising a first RS (Reed-Solomon) encoder for adding parities of a predetermined number of bytes to a predetermined number of data packets, respectively, a storage unit for storing the data packets having the parities of the predetermined number of bytes added thereto, and a second RS encoder for generating the parity packets corresponding to the stored data packets, wherein the first RS encoder adds the parities of the predetermined number of bytes to the parity packets, and the storage unit stores the parity packets having the parities of the predetermined number of bytes added thereto. Here, the data packet is one of a normal data packet and a robust data packet.
The second RS encoder generates the parity packets corresponding to a remaining part of the data packets except for a header part.
In an exemplary embodiment of the present invention, the error correction coding device further comprises a header inserter for inserting headers to the parity packets generated from the second RS encoder, respectively, and a randomizer for randomizing the data packets and the parity packets in a predetermined pattern before the first RS encoder adds the parities of the predetermined number of bytes thereto.
In another embodiment of the present invention, there is provided an error correction coding method comprising a first encoding step of adding parities of a predetermined number of bytes to a predetermined number of data packets, respectively, a step of storing the data packets having the parities of the predetermined number of bytes added thereto, a second encoding step of generating the parity packets corresponding to the stored data packets, and a third encoding step of adding the parities of the predetermined number of bytes to the parity packets.
The second encoding step generates the parity packets corresponding to a remaining part of the data packets except for a header part.
In an exemplary embodiment of the present invention, the error correction coding method further comprises the steps of inserting headers to the parity packets generated at the second encoding step, and randomizing the data packets and the parity packets in a predetermined pattern before the first encoding step and the third encoding step.
In still another embodiment of the present invention, there is provided an error correction decoding device for a digital receiver system comprising a first RS (Reed-Solomon) decoder for correcting errors of a predetermined number of data packets using parities of a predetermined number of bytes included in the data packets, a storage unit for storing the error-corrected data packets, and a second RS decoder for correcting errors of the data packets using the parity packets, wherein the second RS decoder updates the data packets stored in the storage unit based on the error-corrected data packets. Here, the data packet is one of a normal data packet and a robust data packet.
In an exemplary embodiment of the present invention, the error correction decoding device further comprises a randomizer for derandomizing the parity packets in a predetermined pattern, and the second RS decoder corrects the errors of the data packets using the derandomized parity packets. Also, the first RS decoder performs the error correction once again with respect to the updated data packets.
In still another embodiment of the present invention, there is provided an error correction decoding method comprising a first decoding step of correcting errors of a predetermined number of data packets using parities of a predetermined number of bytes included in the data packets, a step of storing the error-corrected data packets, a second decoding step of correcting errors of the data packets error-corrected at the first decoding step using the parity packets, a step of updating the stored data packets based on the data packets error-corrected at the second decoding step, and a third decoding step of correcting errors of the updated data packets using the parities of the predetermined number of bytes.
In an exemplary embodiment of the present invention, the error correction decoding method further comprises the steps of derandomizing the parity packets in a predetermined pattern before the second decoding step, and randomizing the derandomized parity packets in the predetermined pattern before the third decoding step.
Accordingly, the transmitter generates parities of the predetermined number of bytes included in the packets and the predetermined number of parity packets, and the receiver performs an error correction using the parities of the predetermined number of bytes and the predetermined number of parity packets, so that a stronger error correction can be achieved.
BRIEF DESCRIPTION OF THE DRAWINGS
The above aspects and features of the present invention will be more apparent by describing certain embodiments of the present invention with reference to the accompanying drawings, in which:
FIG. 1 is a schematic block diagram of an error correction coding device of a conventional ATSC transmitter system;
FIG. 2 is a view illustrating the structure of a data frame coded through the error correction coding device of FIG. 1;
FIG. 3 is a schematic block diagram of an error correction coding device of a conventional ATSC receiver system;
FIG. 4 is a schematic block diagram of a digital transmitter system having an error correction coding device according to an embodiment of the present invention;
FIG. 5 is a view illustrating the structure of a data frame coded through the error correction coding device of FIG. 4;
FIG. 6 is a flowchart illustrating an error correction coding method performed by the error correction coding device of FIG. 4;
FIG. 7 is a block diagram of an error correction coding device according to another embodiment of the present invention;
FIG. 8 is a flowchart illustrating an error correction coding method performed by the error correction coding device of FIG. 7;
FIG. 9 is a schematic block diagram of a digital receiver system having an error correction decoding device according to the present invention;
FIG. 10 is a flowchart illustrating an error correction method performed by the error correction decoding device of FIG. 7 according to an embodiment of the present invention; and
FIG. 11 is a flowchart illustrating an error correction method performed by the error correction decoding device of FIG. 7 according to an embodiment of the present invention.
 DETAILED DESCRIPTION OF THE ILLUSTRATIVE NON-LIMITING EMBODIMENTS
Certain embodiments of the present invention will be described in greater detail with reference to the accompanying drawings.
In the following description, same drawing reference numerals are used for the same elements even in different drawings. The matters defined in the description such as a detailed construction and elements are nothing but the ones provided to assist in a comprehensive understanding of the invention. Thus, it is apparent that the present invention can be carried out without those defined matters. Also, well-known functions or constructions are not described in detail since they would obscure the invention in unnecessary detail.
FIG. 4 is a schematic block diagram of a digital transmitter system having an error correction coding device according to an embodiment of the present invention.
The digital transmitter system includes an error correction coding device 400 according to the present invention, a sync inserter 511, a pilot inserter 513, a pulse shaping filter 515, and an RF unit 517.
The error correction coding device 400 according to an embodiment of the present invention includes a FIFO (First-In First-Out) unit 411, a time divider 413, a randomizer 415, a first RS encoder 417, a storage unit 419, a second RS encoder 421, a header inserter 423, an interleaver 425, and a trellis encoder 427.
The FIFO unit 411 buffers data packets MPEG2-TS-packetized by an MPEG transmitter system (not illustrated) in a FIFO manner. Here, the data packet may be either of a normal data packet and a robust data packet that is more robust than the normal data packet in the channel environment.
The time divider 413 divides a field time with respect to the data packets outputted from the FIFO unit 411 and parity packets outputted from the header inserter 423. For example, it divides L packets except for field sync signals into N data packets and (L-N) parity packets.
The randomizer 415 randomizes the N data packets or the (L-N) parity packets outputted from the time divider 413 in accordance with a predetermined pattern. That is, the randomizer 415 first randomizes the N data packets outputted from the FIFO unit 411, and then randomizes the (L-N) parity packets.
The first RS encoder 417 adds parities of a predetermined number of bytes to the respective randomized packets. The first RS encoder 417 first adds parities to the N randomized data packets, and then adds parities to the (L-N) parity packets.
The storage unit 419 stores the packets to which the parities are added by the first RS encoder 417.
The second RS encoder 421 generates the (L-N) parity packets based on the N data packets stored in the storage unit 419. That is, the second RS encoder 421 adds the parities of (L-N) bytes corresponding to the (L-N) packets.
The header inserter 423 inserts headers of a predetermined number of bytes to the (L-N) parity packets generated from the second RS encoder 421. The (L-N) header-inserted parity packets are inputted to the time divider 413, and then outputted to the randomizer 415 through the time divider 413.
Thereafter, the (L-N) parity packets are randomized through the randomizer 415, and the parities of the predetermined number of bytes are added to the (L-N) packets through the first RS encoder 417. The (L-N) packets having the parities added thereto are then stored in the storage unit 419.
The interleaver 425 interleaves the L packets to which the parities of the predetermined number of bytes are added to rearrange the L packets in the unit of a byte, and the trellis encoder 427 trellis-encodes the interleaved data to rearrange the interleaved data in the unit of a bit.
The data, error-correction-coded by the error correction coding device 400 as described above, is inputted to the sync inserter 511, and a segment sync signal and a field sync signal are inserted into the data. The pilot inserter 513 generates a pilot signal having a power lower than an average power of symbol data, and adds the pilot signal to the data. The pulse shaping filter 515 is a filter having a specified roll-off factor, and performs a pulse shaping of the data. The RF unit 517 up-converts the data into an RF channel band signal to be transmitted, and outputs the RF channel band signal to an antenna.
FIG. 5 is a view illustrating the structure of a transmitted data frame of the ATSC standard to which the error correction coding according to the present invention is applied, and FIG. 6 is a flowchart illustrating an error correction coding method performed by the digital transmitter system illustrated in FIG. 4. Hereinafter, the error correction coding process according to the present invention will be explained in detail with reference to FIGS. 4 to 6.
The data packets MPEG2-TS-packetized by the MPEG transmitter system (not illustrated) are inputted to the FIFO unit 411 (step S11). The N data packets ((a) in FIG. 5) outputted from the FIFO unit 411 are inputted and randomized by the randomizer 415 via the time divider 413 (step S13).
The first RS encoder 417 adds a 20-byte parity ((b) in FIG. 5) to each of the N randomized packets (step S15).
The N packets to which the 20-byte parities are added ((a) and (b) in FIG. 5) are stored in the storage unit 419 (step S17). Here, it is exemplified that the first RS encoder 417 comprises an RS (207,187), t=10 code, which has an error correction capability of 10 bytes.
When the N packets ((a) and (b) in FIG. 5), to which 20-byte parities are added, are stored in the storage unit 419, the second RS encoder 421 generates (312-N)-byte parities ((d) in FIG. 5) in vertical fashion with respect to the stored N packets excluding the header and the 20-byte parities (step S19). As a result, (312-N) parity packets are generated.
Alternatively, the second RS encoder 421 may generate (312-N) parity packets ((d) and (e) in FIG. 5) in vertical fashion, with respect to the N packets excluding the header, which are the N packets being stored in the storage unit 419 and to which 20-byte parities are added. After that, the 204-byte parity packets ((d) and (e) in FIG. 5) containing parities are rearranged to generate (312-N) parity packets with respect to the N data packets.
The header inserter 423 inserts 3-byte headers to the (312-N) parity packets ((d) in FIG. 5) (step S21). The 3-byte header ((c) in FIG. 5) includes a PID (Packet Identifier) for discriminating the N data packets from the (312-N) parity packets.
The (312-N) parity packets ((c) and (d) in FIG. 5) outputted from the header inserter 423 are randomized through the randomizer 415 after passing through the time divider 413 (step S23).
The 20-byte parities ((e) in FIG. 5) are added to the randomized parity packets ((c) and (d) in FIG. 5) through the first RS encoder 417, and then the parity packets are stored in the storage unit 419 (step S25). Finally, data of one field is stored in the storage unit 419 as shown in FIG. 5.
Then, the packets are rearranged in the unit of a byte through the interleaver 425, and then rearranged in the unit of a bit through the trellis encoder 427 to complete the error correction coding (step S27).
FIG. 7 is a block diagram of an error correction coding device 700 according to another embodiment of the present invention, and FIG. 8 is a flowchart illustrating an error correction coding method performed by the error correction coding device 700 of FIG. 7. Hereinafter, the error correction coding process performed by the error correction coding device 700 according to another embodiment of the present invention will be explained in detail.
The error correction coding of the data packets MPEG2-TS-packetized by an MPEG transmitter system is performed along two paths. Here, the data packet may be either of a normal data packet and a robust data packet that is more robust than the normal data packet in the channel environment.
The first path processes the N data packets outputted through a FIFO unit 717, and the second path processes the (312-N) parity packets generated based on the N packets stored in a storage unit 711.
First, the storage unit 711 stores the N input data packets ((a) in FIG. 5) (step S71). The second RS encoder 713 generates (312-N)-byte parities ((d) in FIG. 5) in a vertical direction corresponding to a part, except for the header part, of the N stored packets (step S73).
A header inserter 715 inserts 3-byte headers ((c) in FIG. 5) to the generated (312-N) parity packets ((d) in FIG. 5) (step S75). The 3-byte header ((c) in FIG. 5) includes a PID (Packet Identifier) for discriminating the N data packets from the (312-N) parity packets.
The (312-N) parity packets ((c) and (d) in FIG. 5), to which the 3-byte headers are inserted through the header inserter 715, are inputted to a time divider 719.
Meanwhile, after the N-th data packet, which is the last data packet among the N data packets outputted from the FIFO unit 717 that is the first path, is inputted, the (312-N) parity packets outputted from the header inserter 715 are inputted to the time divider 719.
Accordingly, the data outputted from the time divider has the form composed of (a), (b) and (c) parts in FIG. 5.
The N data packets and the (312-N) parity packets outputted from the time divider 719 are randomized in a predetermined pattern through a randomizer 721 (step S77).
The first RS encoder 723 adds the 20-byte parities ((b) and (e) in FIG. 5) to the N data packets ((a) in FIG. 5) and the (312-N) parity packets ((c) and (d) in FIG. 5), respectively (step S79).
Thereafter, an interleaving and a trellis encoding are performed to complete the error correction encoding (step S81).
As described above, since the field data error-correction-encoded according to the embodiments of the present invention has the parity of the predetermined number of bytes per packet and the predetermined number of parity packets, the data can strongly be error-correction-encoded and then transmitted.
FIG. 9 is a schematic block diagram of a digital receiver system having an error correction decoding device according to the present invention.
The digital receiver system includes a tuner 811, a frequency restorer 813, a timing restorer 815, an analog signal remover 817, an equalizer 819, a phase compensator 821, and an error correction decoding device 900.
The tuner 811 selects one of received band signals, and converts the selected band signal into a baseband signal.
The frequency restorer 813 and the timing restorer 815 restore a frequency offset and a timing offset of the received signal.
The analog signal remover 817 removes an analog signal included in the selected band signal.
The equalizer 819 removes an ISI (Inter-Symbol Interference) of the received signal, and the phase compensator 821 compensates for a phase error of the received signal.
The error correction decoding device 900 detects an error corresponding to the error correction coding method performed by the error correction coding device 400 or 700 of the digital transmitter system illustrated in FIGS. 4 and 7, and corrects the detected error.
Hereinafter, the error correction decoding device 900 of a digital receiver system according to the present invention will be explained in detail.
The error correction decoding device 900 includes a trellis decoder 911, a deinterleaver 913, a FIFO unit 915, a first RS decoder 917, a randomizer 919, a storage unit 921, a second RS decoder 923, and a derandomizer 925.
The trellis decoder 911 and the deinterleaver 913 perform a trellis decoding and a deinterleaving corresponding to the trellis encoding and the interleaving used in the transmitter.
The deinterleaved data packets are buffered. Here, the data packet may be either of a normal data packet and a robust data packet that is more robust than the normal data packet in the channel environment.
The first RS decoder 917 corrects errors in a horizontal direction of the field data using parities of a predetermined number of bytes included in the data packets.
The randomizer 919 randomizes the data in a predetermined pattern.
The second RS decoder 923 corrects the errors of the data packets in a vertical direction of the field data using parity packets.
The storage unit 921 stores the data error-corrected through the first and second RS decoders 917 and 923 and information on whether the errors are corrected.
The derandomizer 925 derandomizes the data packets error-corrected in the horizontal direction through the first RS decoder 917 in the predetermined pattern.
Through the above-described process, the error correction of the data of the digital receiver system is completed.
FIG. 10 is a flowchart illustrating the error correction method corresponding to the error correction coding device 400 of FIG. 4, and FIG. 11 is a flowchart illustrating the error correction method corresponding to the error correction coding device 700 of FIG. 7 according to the present invention.
First, with reference to FIGS. 9 and 10, the error correction method corresponding to the error correction coding device 400 of FIG. 4 according to the present invention will be explained.
The data outputted from the deinterleaver 913 is inputted to the first RS decoder 917 through the FIFO unit 915.
The first RS decoder 917 corrects the errors in the horizontal direction of the field data ((a), (c) and (d) in FIG. 5) using the 20-byte parities ((b) and (e) in FIG. 5) included in the respective packets (step S110).
The randomizer 919 derandomizes only the parity packets ((c) and (d) in FIG. 5) among the 312 packets for the operation of the second RS decoder 923 (step S112). That is, since the parity packets generated from the second RS encoder 421 in the error correction coding device 400 of FIG. 4 are the derandomized data generated based on the N randomized data packets, the randomizer 919 derandomizes only the (312-N) parity packets except for the N data packets.
The storage unit 921 stores the data error-corrected in the horizontal direction through the first RS decoder 917 and the information on whether the errors are corrected (step S114).
The second RS decoder 923 corrects the errors of the N randomized data packets ((a) in FIG. 5) in the vertical direction using the derandomized parity packets ((c) and (d) in FIG. 5) stored in the storage unit 921 (step S116).
Then, the second RS decoder 923 updates the data stored in the storage unit 921 based on the data error-corrected in the vertical direction and the information on whether the errors are corrected (step S118).
The randomizer 919 again randomizes only the derandomized parity packets ((c) and (d) in FIG. 5) stored in the storage unit 921 in accordance with a predetermined control signal (step S120). That is, since the first RS encoder 417 of the error correction coding device 400 of FIG. 4 added the parities to the randomized data, the data should be randomized before the first RS decoder 917 performs the RS decoding.
The first RS decoder 923 performs the error correction once again with respect to the N randomized data packets and the (312-N) parity packets ((a), (c) and (d) in FIG. 5) using the 20-byte parities ((b) and (e) in FIG. 5) (step S122).
The derandomizer 925 derandomizes the error-corrected data in the predetermined pattern, so that the error correction in the receiver system is completed (step S124).
Next, with reference to FIGS. 9 and 11, the error correction method corresponding the error correction coding device 700 of FIG. 7 according to the present invention will be explained.
The data outputted from the deinterleaver 913 is inputted to the first RS decoder 917 through the FIFO unit 915.
The first RS decoder 917 corrects the errors in the horizontal direction of the N data packets and the (312-N) parity packets ((a), (c) and (d) in FIG. 5) using the 20-byte parities ((b) and (e) in FIG. 5) included in the respective packets (step S210).
The randomizer 919 derandomizes the 312 packets ((a), (c) and (d) in FIG. 5) error-corrected in the horizontal direction by the first RS decoder 917 (step S212). That is, since the parity packets generated from the second RS encoder 713 in the error correction coding device 700 of FIG. 7 are the derandomized data generated based on the N derandomized data packets, the randomizer 919 derandomizes all the N data packets and the (312-N) parity packets.
The storage unit 921 stores the data error-corrected through the first RS decoder 917 and the information on whether the errors are corrected (step S214).
The second RS decoder 923 corrects the errors of the N data packets ((a) in FIG. 5) in the vertical direction using the derandomized parity packets ((c) and (d) in FIG. 5) stored in the storage unit 921 (step S216).
Then, the second RS decoder 923 updates the data stored in the storage unit 921 based on the error-corrected data and the information on whether the errors are corrected (step S218).
The randomizer 919 again randomizes the N derandomized parity packets and the (312-N) parity packets ((a), (c) and (d) in FIG. 5) stored in the storage unit 921 (step S220). That is, since the first RS encoder 723 of the error correction coding device 700 of FIG. 7 added the parities to the randomized data, the data should be randomized before the first RS decoder 917 performs the RS decoding.
Thereafter, the first RS decoder 923 performs the error correction once again in the horizontal direction with respect to the 312 packets ((a), (c) and (d) in FIG. 5) using the 20-byte parities ((b) and (e) in FIG. 5) (step S222).
The derandomizer 925 derandomizes the error-corrected and randomized data in the predetermined pattern, so that the error correction in the receiver system is completed (step S224).
As described above, the error correction coding/decoding device for a digital transmitter/receiver system has a superior error correction capability by performing the error correction using parities of the predetermined number of bytes included in the packets and the predetermined number of parity packets, and thus it is possible to perform a stronger data transmission/reception in the inferior channel environments.
Also, the data coded by the error correction coding device for a digital transmitter system according to the present invention can be error-corrected by the existing receiver side error correction decoding device, and recognized and processed as a null packet of the parity packets.
According to the present invention, the transmitter generates parities of the predetermined number of bytes included in the packets and the predetermined number of parity packets, and the receiver performs an error correction using the parities existing in the horizontal and vertical directions with respect to the field data structure, so that a stronger error correction can be achieved.
Also, by preparing headers and parities of the predetermined number of bytes with respect to the predetermined number of parity packets, the system according to the present invention is compatible with the existing receiver system.
The foregoing embodiment and advantages are merely exemplary and are not to be construed as limiting the present invention. The present teaching can be readily applied to other types of apparatuses. Also, the description of the embodiments of the present invention is intended to be illustrative, and not to limit the scope of the claims, and many alternatives, modifications, and variations will be apparent to those skilled in the art.

Claims (72)

1. An error correction coding device for a digital transmitter system comprising:
a first RS (Reed-Solomon) encoder for adding parities of a predetermined number of bytes to a predetermined number of data packets, respectively;
a storage unit for storing the data packets having the parities of the predetermined number of bytes added thereto; and
a second RS encoder for generating parity packets corresponding to the stored data packets;
wherein the first RS encoder adds the parities of the predetermined number of bytes to the parity packets, and the storage unit stores the parity packets having the parities of the predetermined number of bytes added thereto; and
wherein the second RS encoder generates the parity packets corresponding to a remaining part of the data packets except for a header part and the parities.
2. The error correction coding device as claimed in claim 1, wherein the data packets comprise normal data packets.
3. The error correction coding device as claimed in claim 1, wherein the data packets comprise robust data packets, which are more robust than normal data packets.
4. The error correction coding device as claimed in claim 1, wherein the second RS encoder generates parity packets, with respect to the data packets with the parities except for a header part, including a predetermined-byte parity and being stored in the storage unit, and said second RS encoder re-arranges the parity packets including the predetermined-byte parity with the parities.
5. The error correction coding device as claimed in claim 1, further comprising a header inserter for inserting headers to the parity packets generated from the second RS encoder, respectively;
wherein the first RS encoder adds the parities of the predetermined number of bytes to the parity packets, and the storage unit stores the parity packets having the parities of the predetermined number of bytes added thereto.
6. The error correction coding device as claimed in claim 1, further comprising a randomizer for randomizing the data packets and the parity packets in a predetermined pattern before the first RS encoder adds the parities of the predetermined number of bytes thereto;
wherein the first RS encoder adds the parities of the predetermined number of bytes to the parity packets, and the storage unit stores the parity packets having the parities of the predetermined number of bytes added thereto.
7. An error correction coding method for a digital transmitter system comprising:
a first encoding step of adding parities of a predetermined number of bytes to a predetermined number of data packets, respectively;
a step of storing the data packets having the parities of the predetermined number of bytes added thereto;
a second encoding step of generating the parity packets corresponding to the stored data packets; and
a third encoding step of adding the parities of the predetermined number of bytes to the parity packets;
wherein the second encoding step generates the parity packets corresponding to a remaining part of the data packets except for a header part and the parities.
8. The error correction coding method as claimed in claim 7, wherein the data packets comprise normal data packets.
9. The error correction coding method as claimed in claim 7, wherein the data packets comprise robust data packets, which are more robust than normal data packets.
10. The error correction coding method as claimed in claim 7, wherein the second encoding step comprises the steps of:
generating parity packets with respect to the data packets which contain a predetermined-byte parity and are stored in the storage unit with the parities except for the header part; and
re-arranging the parity packets which contain a predetermined-byte parity with the parities.
11. The error correction coding method as claimed in claim 7, further comprising a step of inserting headers into the parity packets generated at the second encoding step.
12. The error correction coding method as claimed in claim 7, further comprising a step of randomizing the data packets and the parity packets in a predetermined pattern.
13. An error correction coding device for a digital transmitter system comprising:
a storage unit for storing a predetermined number of data packets;
a first RS (Reed-Solomon) encoder for generating parity packets corresponding to the stored data packets;
a randomizer for randomizing the data packets and the parity packets in a predetermined pattern; and
a second RS encoder for adding parities of a predetermined number of bytes to the randomized data packets and parity packets.
14. The error correction coding device as claimed in claim 13, wherein the data packets comprise normal data packets.
15. The error correction coding device as claimed in claim 13, wherein the data packets comprise robust data packets, which are more robust than normal data packets.
16. The error correction coding device as claimed in claim 13, wherein the first RS encoder generates the parity packets corresponding to a remaining part of the data packets except for a header part.
17. The error correction coding device as claimed in claim 13, further comprising a header inserter for inserting headers to the parity packets generated from the first RS encoder, respectively.
18. An error correction coding method for a digital transmitter system comprising:
a step of storing a predetermined number of data packets;
a first encoding step of generating parity packets corresponding to the stored data packets;
a step of randomizing the data packets and the parity packets in a predetermined pattern; and
a second encoding step of adding parities of a predetermined number of bytes to the randomized data packets and parity packets.
19. The error correction coding method as claimed in claim 18, wherein the data packets comprise normal data packets.
20. The error correction coding method as claimed in claim 18, wherein the data packets comprise robust data packets, which are more robust than normal data packets.
21. The error correction coding method as claimed in claim 18, wherein the first encoding step generates the parity packets corresponding to a remaining part of the data packets except for a header part.
22. The error correction coding method as claimed in claim 18, further comprising the step of inserting headers to the parity packets generated at the first encoding step, respectively.
23. An error correction coding device for a digital transmitter system comprising:
a first encoder for generating parity packets corresponding to a predetermined number of data packets; and
a second encoder for adding parities of a predetermined number of bytes to the data packets and the parity packets;
wherein the parities added by the second encoder are generated based on a part of the data packets excluding a header part and a parity part.
24. The error correction coding device as claimed in claim 23, wherein the data packets comprise normal data packets.
25. The error correction coding device as claimed in claim 23, wherein the data packets comprise robust data packets, which are more robust than normal data packets.
26. An error correction coding method for a digital transmitter system comprising:
a first encoding step of generating parity packets corresponding to a predetermined number of data packets; and
a second encoding step of adding parities of a predetermined number of bytes to the data packets and the parity packets;
wherein the parities added by the second encoder are generated based on a part of the data packets excluding a header part and a parity part.
27. The error correction coding method as claimed in claim 26, wherein the data packets comprise normal data packets.
28. The error correction coding method as claimed in claim 26, wherein the data packets comprise robust data packets, which are more robust than normal data packets.
29. A digital transmitter system comprising:
an error correction coding unit for generating parity packets corresponding to a predetermined number of data packets, and coding the data packets and the parity packets by adding parities of a predetermined number of bytes to the data packets and the parity packets, respectively;
a sync signal inserter for inserting a sync signal into the coded data;
a pulse shaping filter for pulse-shaping the data into which the sync signal is inserted; and
a radio frequency (RF) unit for converting the pulse-shaped data into a signal of a transmission channel band and transmitting the converted signal;
wherein the error correction coding unit comprises a first RS (Reed-Solomon) encoder for adding the parities of the predetermined number of bytes to the predetermined number of data packets, respectively, a storage unit for storing the data packets having the parities of the predetermined number of bytes added thereto, and a second RS encoder for generating the parity packets corresponding to the stored data packets; and
wherein the first RS encoder adds the parities of the predetermined number of bytes to the parity packets, and the storage unit stores the parity packets having the parities of the predetermined number of bytes added thereto.
30. The digital transmitter system as claimed in claim 29, wherein the data packets comprise normal data packets.
31. The digital transmitter system as claimed in claim 29, wherein the data packets comprise robust data packets, which are more robust than normal data packets.
32. The digital transmitter system as claimed in claim 29, wherein the second RS encoder generates the parity packets corresponding to a remaining part of the data packets except for a header part.
33. The digital transmitter system as claimed in claim 29, wherein the second RS encoder generates parity packets, with respect to the data packets with the parities except for the header part, including a predetermined-byte parity and being stored in the storage unit, and said second RS encoder re-arranges the parity packets including the predetermined-byte parity with the parities.
34. The digital transmitter system as claimed in claim 29, further comprising a header inserter for inserting headers to the parity packets generated from the second RS encoder, respectively.
35. The digital transmitter system as claimed in claim 29, further comprising a randomizer for randomizing the data packets and the parity packets in a predetermined pattern.
36. A digital transmitter system comprising:
an error correction coding unit for generating parity packets corresponding to a predetermined number of data packets, and coding the data packets and the parity packets by adding parities of a predetermined number of bytes to the data packets and the parity packets, respectively;
a sync signal inserter for inserting a sync signal into the coded data;
a pulse shaping filter for pulse-shaping the data into which the sync signal is inserted; and
a radio frequency (RF) unit for converting the pulse-shaped data into a signal of a transmission channel band and transmitting the converted signal;
wherein the error correction coding unit comprises a storage unit for storing the data packets, a second RS encoder for generating the parity packets corresponding to the stored data packets, a randomizer for randomizing the data packets and the parity packets in a predetermined pattern, and a first RS encoder for adding the parities of the predetermined number of bytes to the randomized data packets and parity packets.
37. The digital transmitter system as claimed in claim 36, wherein the second RS encoder generates the parity packets corresponding to a remaining part of the data packets except for a header part.
38. The digital transmitter system as claimed in claim 36, further comprising a header inserter for inserting headers to the parity packets generated from the second RS encoder, respectively.
39. An error correction decoding device for a digital receiver system comprising:
a first RS (Reed-Solomon) decoder for correcting errors of a predetermined number of data packets using parities of a predetermined number of bytes included in the data packets;
a storage unit for storing the error-corrected data packets; and
a second RS decoder for correcting errors of the data packets using the-parity packets;
wherein the second RS decoder updates the data packets stored in the storage unit based on the error-corrected data packets.
40. The error correction decoding device as claimed in claim 39, wherein the data packets comprise normal data packets.
41. The error correction decoding device as claimed in claim 39, wherein the data packets comprise robust data packets, which are more robust than normal data packets.
42. The error correction decoding device as claimed in claim 39, further comprising a randomizer for derandomizing the parity packets in a predetermined pattern;
wherein the second RS decoder corrects the errors of the data packets using the derandomized parity packets.
43. The error correction decoding device as claimed in claim 39, wherein the first RS decoder performs the error correction once again with respect to the updated data packets.
44. An error correction method for a digital receiver system comprising:
a first decoding step of correcting errors of a predetermined number of data packets using parities of a predetermined number of bytes included in the data packets;
a step of storing the error-corrected data packets;
a second decoding step of correcting errors of the data packets error-corrected at the first decoding step using parity packets;
a step of updating the stored data packets based on the data packets error-corrected at the second decoding step; and
a third decoding step of correcting errors of the updated data packets using the parities of the predetermined number of bytes.
45. The error correction method as claimed in claim 44, wherein the data packets comprise normal data packets.
46. The error correction method as claimed in claim 44, wherein the data packets comprise robust data packets, which are more robust than normal data packets.
47. The error correction method as claimed in claim 44, further comprising the step of derandomizing the parity packets in a predetermined pattern before the second decoding step.
48. The error correction method as claimed in claim 47, further comprising the step of randomizing the derandomized parity packets in the predetermined pattern before the third decoding step.
49. An error correction decoding device for a digital receiver system comprising:
a first RS (Reed-Solomon) decoder for correcting errors of a predetermined number of data packets using parities of a predetermined number of bytes included in the data packets;
a randomizer for derandomizing the data packets and parity packets in a predetermined pattern;
a storage unit for storing the error-corrected data packets; and
a second RS decoder for correcting errors of the data packets using the parity packets;
wherein the second RS decoder updates the data packets stored in the storage unit based on the error-corrected data packets.
50. The error correction decoding device as claimed in claim 49, wherein the data packets comprise normal data packets.
51. The error correction decoding device as claimed in claim 49, wherein the data packets comprise robust data packets, which are more robust than normal data packets.
52. The error correction decoding device as claimed in claim 49, wherein the first RS decoder performs the error correction once again with respect to the updated data packets.
53. An error correction decoding method for a digital receiver system comprising:
a first decoding step of correcting errors of a predetermined number of data packets using parities of a predetermined number of bytes included in the data packets;
a step of derandomizing the data packets and parity packets in a predetermined pattern; a step of storing the data packets error-corrected at the first decoding step;
a second decoding step of correcting errors of the data packets error-corrected at the first decoding step using the parity packets;
a step of updating the stored data packets based on the data packets error-corrected at the second decoding step; and
a third decoding step of correcting errors of the updated data packets using the parities of the predetermined number of bytes.
54. The error correction decoding method as claimed in claim 53, wherein the data packets comprise normal data packets.
55. The error correction decoding method as claimed in claim 53, wherein the data packets comprise robust data packets, which are more robust than normal data packets.
56. The error correction decoding method as claimed in claim 53, further comprising the step of randomizing the derandomized parity packets and parity packets in the predetermined pattern before the third decoding step.
57. A digital receiver system comprising:
a tuner for converting a received signal of a selected band into a baseband signal;
a frequency and timing restorer for restoring a frequency offset and a timing offset of the received signal;
an analog signal remover for removing an analog signal included in the received signal;
an equalizer for removing an inter-symbol interference of the received signal;
an error correction decoding unit for correcting errors of data packets of the received signal using parities of a predetermined number of bytes and parity packets; and
a randomizer for derandomizing the parity rackets in a predetermined pattern;
wherein the second RS decoder corrects the errors of the data packets using the derandomized parity packets;
wherein the error correction decoding unit comprises a first RS decoder for correcting the errors of the predetermined number of data packets using the parities of the predetermined number of bytes included in the data packets, a storage unit for storing the error-corrected data packets, and a second RS decoder for correcting the errors of the data packets using the parity packets; and
wherein the second RS decoder updates the data packets stored in the storage unit based on the error-corrected data packets.
58. The digital receiver system as claimed in claim 57, wherein the data packets comprise normal data packets.
59. The digital receiver system as claimed in claim 57, wherein the data packets comprise robust data packets, which are more robust than normal data packets.
60. The digital receiver system as claimed in claim 57, wherein the first RS decoder performs the error correction once again with respect to the updated data packets.
61. The digital receiver system as claimed in claim 57, wherein the error correction decoding unit comprises a first RS decoder for correcting the errors of the predetermined number of data packets using the parities of the predetermined number of bytes included in the data packets, a randomizer for derandomizing the data packets and parity packets in a predetermined pattern, a storage unit for storing the error-corrected data packets, and a second RS decoder for correcting the errors of the data packets using the parity packets; and
wherein the second RS decoder updates the data packets stored in the storage unit based on the error-corrected data packets.
62. The digital receiver system as claimed in claim 61, wherein the data packets comprise normal data packets.
63. The digital receiver system as claimed in claim 61, wherein the data packets comprise robust data packets, which are more robust than normal data packets.
64. The digital receiver system as claimed in claim 61, wherein the first RS decoder performs the error correction once again with respect to the updated data packets.
65. A digital broadcasting receiver comprising:
a tuner which receives a stream comprising a plurality of data packets from a transmitter and provides the received stream;
an error correction decoder which receives the provided stream provided from the tuner and corrects errors of the provided stream provided from the tuner,
wherein the received stream comprises:
a data area;
a first parity area generated by encoding the data area in a vertical direction; and
a second parity area generated by encoding the data area and the first parity area in a horizontal direction,
wherein the stream received from the transmitter is time-divided to at least two packet groups comprising a first packet group and a second packet group, wherein the first packet group and the second packet group are randomized separately.
66. The digital broadcast receiver of claim 65, wherein the error correction decoder comprises:
a first Reed-Solomon (RS) decoder which corrects errors of the stream in the horizontal direction using the second parity area; and
a second RS decoder which corrects errors of the stream in the vertical direction using the first parity area.
67. The digital broadcast receiver of claim 66, wherein the error correction decoder further comprises:
a trellis decoder which trellis-decodes the stream;
a deinterleaver which deinterleaves the trellis-decoded stream;
a First-In First-Out (FIFO) unit which stores the deinterleaved stream and outputs the stored stream to the first RS decoder;
a randomizer which derandomizes the first parity area and outputs the derandomized parity area; and
a storage unit which stores data decoded by the first RS decoder and second RS decoder,
wherein the second RS decoder corrects the errors of the stream in the vertical direction using the derandomized first parity area.
68. The digital broadcast receiver of claim 65, wherein the stream is a robust data stream processed to be robust against errors.
69. A stream processing method in a digital broadcast receiver, the method comprising:
receiving, by a tuner a stream comprising a plurality of data packets from a transmitter and providing, by the tuner, the received stream;
correcting errors of the provided stream provided by the tuner,
wherein the received stream comprises:
a data area;
a first parity area generated by encoding the data area in a vertical direction; and
a second parity area generated by encoding the data area and the first parity area in a horizontal direction,
wherein the stream received from the transmitter is time-divided to at least two packet groups comprising a first packet group and a second packet group, wherein the first packet group and the second packet group, are randomized separately.
70. The method of claim 69, wherein the correcting comprises:
a first Reed-Solomon (RS) decoding operation which corrects errors of the stream in the horizontal direction using the second parity area; and
a second RS decoding operation which corrects errors of the stream in the vertical direction using the first parity area.
71. The method of claim 69, wherein the correcting further comprises:
trellis-decoding the stream;
deinterleaving the trellis-decoded stream;
a first RS decoding operation which corrects errors of the stream in the horizontal direction using the second parity area;
derandomizing the first parity area; and
a second RS decoding operation which corrects errors of the stream in the vertical direction using the derandomized first parity area.
72. The method of claim 69, wherein the stream is a robust data stream processed to be robust against errors.
US12/712,965 2003-06-16 2010-02-25 Digital transmitter/receiver system having a robust error correction coding/decoding device and error correction coding/decoding method thereof Active 2025-12-07 USRE44076E1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US12/712,965 USRE44076E1 (en) 2003-06-16 2010-02-25 Digital transmitter/receiver system having a robust error correction coding/decoding device and error correction coding/decoding method thereof

Applications Claiming Priority (7)

Application Number Priority Date Filing Date Title
US47834203P 2003-06-16 2003-06-16
US49587303P 2003-08-19 2003-08-19
KR1020030067522A KR100698620B1 (en) 2003-06-16 2003-09-29 Digital transmitter/receiver system having a robust error correction coding/decoding apparatus and a method error correction coding/decoding therof
KR10-2003-0067522 2003-09-29
US10/851,095 US7337386B2 (en) 2003-06-16 2004-05-24 Digital transmitter/receiver system having a robust error correction coding/decoding device and error correction coding/decoding method thereof
US12/712,781 USRE44053E1 (en) 2003-06-16 2010-02-25 Digital transmitter/receiver system having a robust error correction coding/decoding device and error correction coding/decoding method thereof
US12/712,965 USRE44076E1 (en) 2003-06-16 2010-02-25 Digital transmitter/receiver system having a robust error correction coding/decoding device and error correction coding/decoding method thereof

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US10/851,095 Reissue US7337386B2 (en) 2003-06-16 2004-05-24 Digital transmitter/receiver system having a robust error correction coding/decoding device and error correction coding/decoding method thereof

Publications (1)

Publication Number Publication Date
USRE44076E1 true USRE44076E1 (en) 2013-03-12

Family

ID=37382269

Family Applications (3)

Application Number Title Priority Date Filing Date
US10/851,095 Ceased US7337386B2 (en) 2003-06-16 2004-05-24 Digital transmitter/receiver system having a robust error correction coding/decoding device and error correction coding/decoding method thereof
US12/712,781 Active 2025-12-07 USRE44053E1 (en) 2003-06-16 2010-02-25 Digital transmitter/receiver system having a robust error correction coding/decoding device and error correction coding/decoding method thereof
US12/712,965 Active 2025-12-07 USRE44076E1 (en) 2003-06-16 2010-02-25 Digital transmitter/receiver system having a robust error correction coding/decoding device and error correction coding/decoding method thereof

Family Applications Before (2)

Application Number Title Priority Date Filing Date
US10/851,095 Ceased US7337386B2 (en) 2003-06-16 2004-05-24 Digital transmitter/receiver system having a robust error correction coding/decoding device and error correction coding/decoding method thereof
US12/712,781 Active 2025-12-07 USRE44053E1 (en) 2003-06-16 2010-02-25 Digital transmitter/receiver system having a robust error correction coding/decoding device and error correction coding/decoding method thereof

Country Status (6)

Country Link
US (3) US7337386B2 (en)
EP (4) EP2175560A1 (en)
KR (1) KR100698620B1 (en)
CN (2) CN100512021C (en)
MX (1) MXPA05013780A (en)
WO (1) WO2004112252A2 (en)

Families Citing this family (38)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100683179B1 (en) 2003-11-03 2007-02-15 삼성전자주식회사 Digital broadcast transmitter/receiver system for dual stream having a error correction coding/decoding apparatus and a method error correction coding/decoding thereof
CA2562220C (en) 2005-10-05 2013-06-25 Lg Electronics Inc. Method of processing traffic information and digital broadcast system
CA2562206C (en) 2005-10-05 2012-07-10 Lg Electronics Inc. A method and digital broadcast transmitter for transmitting a digital broadcast signal
US7840868B2 (en) 2005-10-05 2010-11-23 Lg Electronics Inc. Method of processing traffic information and digital broadcast system
KR101276820B1 (en) * 2006-09-15 2013-06-18 엘지전자 주식회사 Digital broadcasting system and data processing method
KR101208498B1 (en) * 2005-10-10 2012-12-05 엘지전자 주식회사 digital broadcasting system, method, and data structure
US7773961B2 (en) * 2005-12-09 2010-08-10 Samsung Electronics Co., Ltd. Apparatus and method for channel estimation without signaling overhead
US20070223572A1 (en) * 2006-03-24 2007-09-27 Samsung Electronics Co., Ltd. Method and system of pixel interleaving for improving video signal transmission quality in wireless communication
US20070242754A1 (en) * 2006-04-04 2007-10-18 Samsung Electronics Co., Ltd. Apparatus for processing data stream for digital broadcasting system and method thereof
KR100826511B1 (en) 2006-06-27 2008-05-02 삼성전자주식회사 Apparatus and method capable of improving error correction capability using stuffing byte
MX2009000040A (en) 2006-07-07 2009-01-30 Lg Electronics Inc Digital broadcasting system and method of processing data.
US8230037B2 (en) * 2006-09-29 2012-07-24 Audible, Inc. Methods and apparatus for customized content delivery
EP1912148A1 (en) * 2006-10-09 2008-04-16 Axalto S.A. Protection against side channel attacks with an integrity check
US8194750B2 (en) 2006-10-16 2012-06-05 Samsung Electronics Co., Ltd. System and method for digital communication having a circulant bit interleaver for equal error protection (EEP) and unequal error protection (UEP)
KR101221914B1 (en) * 2007-04-06 2013-01-15 엘지전자 주식회사 Apparatus and method for transmitting Digital broadcasting signal
CN101296055B (en) * 2007-04-29 2013-01-09 华为技术有限公司 Data package dispatching method and device
WO2008144001A1 (en) * 2007-05-16 2008-11-27 Thomson Licensing Apparatus and method for encoding and decoding signals
US8347339B2 (en) * 2007-07-05 2013-01-01 Coherent Logix, Incorporated Transmission of multimedia streams to mobile devices with variable training information
US8358705B2 (en) 2007-07-05 2013-01-22 Coherent Logix, Incorporated Transmission of multimedia streams to mobile devices with uncoded transport tunneling
US8332896B2 (en) 2007-07-05 2012-12-11 Coherent Logix, Incorporated Transmission of multimedia streams to mobile devices with cross stream association
KR100916702B1 (en) * 2007-09-05 2009-09-11 에스케이 텔레콤주식회사 Channel decoding device in transport stream packet, and method thereof
MX2010004147A (en) 2007-10-15 2010-08-09 Thomson Licensing High definition television transmission with mobile capability.
WO2009051691A2 (en) * 2007-10-15 2009-04-23 Thomson Licensing Apparatus and method for communicating burst mode activity
US20090222712A1 (en) * 2008-03-03 2009-09-03 Legend Silicon Corp. Decoding scheme for correcting both erasures and errors of reed-solomon codes in a digital communication system
CN101908894B (en) * 2009-06-08 2013-03-20 中兴通讯股份有限公司 Code realizing system and method in multi-code mode
WO2011082834A1 (en) * 2010-01-11 2011-07-14 Nokia Corporation Error correction
US8479079B2 (en) 2010-04-09 2013-07-02 International Business Machines Corporation Integrated data and header protection for tape drives
US8762805B2 (en) 2010-12-01 2014-06-24 International Business Machines Corporation Decoding encoded data containing integrated data and header protection
US8756473B1 (en) * 2010-12-23 2014-06-17 Sk Hynix Memory Solutions Inc. Solid state device coding architecture for chipkill and endurance improvement
US9300329B2 (en) * 2012-11-08 2016-03-29 Sk Hynix Memory Solutions Inc. Turbo-product codes (TPC) with interleaving
JP5998923B2 (en) * 2012-12-28 2016-09-28 富士通株式会社 Program, information processing apparatus, and communication method
US9183095B1 (en) 2013-06-28 2015-11-10 Sk Hynix Memory Solutions Inc. Recovering from a program failure by combining write data
US10382059B2 (en) 2013-07-03 2019-08-13 Samsung Electronics Co., Ltd. Transmitting apparatus, encoding method thereof, receiving apparatus, and decoding method thereof
CN104506202B (en) * 2014-12-04 2017-05-31 杭州国芯科技股份有限公司 One kind aids in convergent iterative decoding method using given data
US10484135B2 (en) * 2014-12-15 2019-11-19 Qualcomm Incorporated Mitigation of bursty interference
US11133891B2 (en) * 2018-06-29 2021-09-28 Khalifa University of Science and Technology Systems and methods for self-synchronized communications
US10951596B2 (en) 2018-07-27 2021-03-16 Khalifa University of Science and Technology Method for secure device-to-device communication using multilayered cyphers
US11368251B1 (en) * 2020-12-28 2022-06-21 Aira Technologies, Inc. Convergent multi-bit feedback system

Citations (40)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4998252A (en) * 1987-08-06 1991-03-05 Sony Corporation Method and apparatus for transmitting digital data
JPH03229548A (en) 1990-02-05 1991-10-11 Nec Corp Demodulator
JPH03255729A (en) 1990-03-06 1991-11-14 Nec Corp Demodulation system
US5107505A (en) 1988-07-07 1992-04-21 Schlumberger Industries Circuit of encoding and formatting data for rotating head recorders
US5535191A (en) * 1995-06-28 1996-07-09 Seiko Communications Systems, Inc. Method and apparatus for switching between redundant hardware in a wireless data communication system
US5550640A (en) * 1992-02-19 1996-08-27 Hitachi, Ltd. Digital video signal recording and reproducing apparatus and method for setting a number of compression blocks according to different operational modes
US5557420A (en) * 1991-11-05 1996-09-17 Sony Corporation Method and apparatus for recording video signals on a record medium
US5587803A (en) * 1992-04-01 1996-12-24 Mitsubishi Denki Kabushiki Kaisha Digital signal recording and reproducing apparatus and error-correcting apparatus
US5629940A (en) * 1985-11-27 1997-05-13 Seiko Communications Holding N.V. Transmitting and receiving long messages in a wireless one-way communication system while reserving selected slots for short messages
US5649297A (en) * 1994-10-21 1997-07-15 Seiko Communications Holding N.V. Transmitting digital data using multiple subcarriers
US5745644A (en) * 1991-11-05 1998-04-28 Sony Corporation Method and apparatus for encoding a digital video signal
US5815046A (en) 1997-02-11 1998-09-29 Stanford Telecom Tunable digital modulator integrated circuit using multiplexed D/A converters
US5818032A (en) * 1997-01-03 1998-10-06 Sun; Tsu-Hung Tom Encoded color halftone micro-dots for high density digital information storage
KR0155702B1 (en) 1992-08-13 1998-12-15 강진구 2-division error correction method and decoder
JPH11298449A (en) 1998-04-13 1999-10-29 Sekisui Chem Co Ltd Data transmission method, data reception method and its system
US6029265A (en) * 1996-10-11 2000-02-22 Nec Corporation Error control device
EP0996292A1 (en) 1998-10-22 2000-04-26 Lucent Technologies Inc. Method and apparatus for receiving MPEG video over the internet and decoding thereof
US6081301A (en) 1999-01-13 2000-06-27 Samsung Electronics Co., Ltd. DTV circuitry for measuring multipath distortion based on ghosting of data segment synchronizing signals
US6160803A (en) * 1998-01-12 2000-12-12 Golden Bridge Technology, Inc. High processing gain spread spectrum TDMA system and method
US6285662B1 (en) * 1999-05-14 2001-09-04 Nokia Mobile Phones Limited Apparatus, and associated method for selecting a size of a contention window for a packet of data system
US6292921B1 (en) * 1998-03-13 2001-09-18 Thomson Licensing S.A. Error correction device and optical disk reader comprising such a device
US6317462B1 (en) 1998-10-22 2001-11-13 Lucent Technologies Inc. Method and apparatus for transmitting MPEG video over the internet
US20010053225A1 (en) 2000-06-09 2001-12-20 Masaki Ohira Method for encoding/decoding error correcting code, transmitting apparatus and network
US6401228B1 (en) 1996-02-19 2002-06-04 Sony Corporation Data decoding apparatus and method and data reproduction apparatus
US6404817B1 (en) 1997-11-20 2002-06-11 Lsi Logic Corporation MPEG video decoder having robust error detection and concealment
US6430159B1 (en) 1998-12-23 2002-08-06 Cisco Systems Canada Co. Forward error correction at MPEG-2 transport stream layer
US6453441B1 (en) 1998-03-13 2002-09-17 Thomson Licensing S.A. Error correcting device and optical disk reader comprising same
US6490727B1 (en) * 1999-10-07 2002-12-03 Harmonic, Inc. Distributed termination system for two-way hybrid networks
US20020181581A1 (en) 2001-04-02 2002-12-05 Koninklijke Philips Electronics N.V. ATSC digital television system
US20020194570A1 (en) 2001-04-02 2002-12-19 Koninklijke Philips Electronics N.V.; Improved digital transmission system for an enhanced ATSC 8-VSB system
WO2003003747A1 (en) 2001-06-28 2003-01-09 Koninklijke Philips Electronics N.V. A digital television (dtv) transmission system using enhanced coding schemes
US20030053493A1 (en) 2001-09-18 2003-03-20 Joseph Graham Mobley Allocation of bit streams for communication over-multi-carrier frequency-division multiplexing (FDM)
US20040109092A1 (en) 2001-04-16 2004-06-10 Ivonete Markman Gain control for a high definition television demodulator
US20070140369A1 (en) * 2003-07-07 2007-06-21 Limberg Allen L System of robust DTV signal transmissions that legacy DTV receivers will disregard
US7487273B2 (en) * 2003-09-18 2009-02-03 Genesis Microchip Inc. Data packet based stream transport scheduler wherein transport data link does not include a clock line
US20090052353A1 (en) * 2007-08-23 2009-02-26 Motorola, Inc. System and method for transmission timeslot assignment in wireless time division duplex systems
US7577163B2 (en) * 2000-08-24 2009-08-18 Tellabs Reston, Inc. Apparatus and method for facilitating data packet transportation
US7653143B2 (en) * 2003-01-06 2010-01-26 Electronics And Telecommunications Research Institute Digital television transmitter and receiver for transmitting and receiving dual stream using 4 level vestigial side band robust data
US20100061698A1 (en) * 2006-09-19 2010-03-11 Alberto Morello Method for reproducing an audio and/or video sequence, a reproducing device and reproducing apparatus using the method
US20110007789A1 (en) * 2002-07-18 2011-01-13 Garmany Jan D Detection of Low-Amplitude Echoes in a Received Communication Signal

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4660196A (en) * 1983-08-01 1987-04-21 Scientific Atlanta, Inc. Digital audio satellite transmission system
JP3014309B2 (en) * 1994-10-31 2000-02-28 インターナショナル・ビジネス・マシーンズ・コーポレイション Coding device and method
KR100735975B1 (en) * 1999-05-19 2007-07-06 소니 가부시끼 가이샤 Broadcasting equipment and method, Receiving equipment and method, and medium
JP4269409B2 (en) * 1999-05-19 2009-05-27 ソニー株式会社 Receiving apparatus and method
US7209455B2 (en) * 1999-12-01 2007-04-24 Alcatel Canada Inc. Physical layer interface system and method for a wireless communication system
US6763025B2 (en) * 2001-03-12 2004-07-13 Advent Networks, Inc. Time division multiplexing over broadband modulation method and apparatus
KR20040035297A (en) * 2002-10-19 2004-04-29 삼성전자주식회사 Apparatus and method for transmission of digital broadcasting system having the composition error correction coding function
WO2007100184A1 (en) * 2006-02-28 2007-09-07 Lg Electronics Inc. Digital broadcasting system and method of processing data

Patent Citations (42)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5629940A (en) * 1985-11-27 1997-05-13 Seiko Communications Holding N.V. Transmitting and receiving long messages in a wireless one-way communication system while reserving selected slots for short messages
US4998252A (en) * 1987-08-06 1991-03-05 Sony Corporation Method and apparatus for transmitting digital data
US5107505A (en) 1988-07-07 1992-04-21 Schlumberger Industries Circuit of encoding and formatting data for rotating head recorders
JPH03229548A (en) 1990-02-05 1991-10-11 Nec Corp Demodulator
JPH03255729A (en) 1990-03-06 1991-11-14 Nec Corp Demodulation system
US5606422A (en) * 1991-05-11 1997-02-25 Sony Corporation Method and apparatus for recording video signals on a record medium
US5557420A (en) * 1991-11-05 1996-09-17 Sony Corporation Method and apparatus for recording video signals on a record medium
US5745644A (en) * 1991-11-05 1998-04-28 Sony Corporation Method and apparatus for encoding a digital video signal
US5550640A (en) * 1992-02-19 1996-08-27 Hitachi, Ltd. Digital video signal recording and reproducing apparatus and method for setting a number of compression blocks according to different operational modes
US5587803A (en) * 1992-04-01 1996-12-24 Mitsubishi Denki Kabushiki Kaisha Digital signal recording and reproducing apparatus and error-correcting apparatus
KR0155702B1 (en) 1992-08-13 1998-12-15 강진구 2-division error correction method and decoder
US5649297A (en) * 1994-10-21 1997-07-15 Seiko Communications Holding N.V. Transmitting digital data using multiple subcarriers
US5535191A (en) * 1995-06-28 1996-07-09 Seiko Communications Systems, Inc. Method and apparatus for switching between redundant hardware in a wireless data communication system
US6401228B1 (en) 1996-02-19 2002-06-04 Sony Corporation Data decoding apparatus and method and data reproduction apparatus
US6029265A (en) * 1996-10-11 2000-02-22 Nec Corporation Error control device
US5818032A (en) * 1997-01-03 1998-10-06 Sun; Tsu-Hung Tom Encoded color halftone micro-dots for high density digital information storage
US5815046A (en) 1997-02-11 1998-09-29 Stanford Telecom Tunable digital modulator integrated circuit using multiplexed D/A converters
US6404817B1 (en) 1997-11-20 2002-06-11 Lsi Logic Corporation MPEG video decoder having robust error detection and concealment
US6160803A (en) * 1998-01-12 2000-12-12 Golden Bridge Technology, Inc. High processing gain spread spectrum TDMA system and method
US6292921B1 (en) * 1998-03-13 2001-09-18 Thomson Licensing S.A. Error correction device and optical disk reader comprising such a device
US6453441B1 (en) 1998-03-13 2002-09-17 Thomson Licensing S.A. Error correcting device and optical disk reader comprising same
JPH11298449A (en) 1998-04-13 1999-10-29 Sekisui Chem Co Ltd Data transmission method, data reception method and its system
EP0996292A1 (en) 1998-10-22 2000-04-26 Lucent Technologies Inc. Method and apparatus for receiving MPEG video over the internet and decoding thereof
US6317462B1 (en) 1998-10-22 2001-11-13 Lucent Technologies Inc. Method and apparatus for transmitting MPEG video over the internet
US6430159B1 (en) 1998-12-23 2002-08-06 Cisco Systems Canada Co. Forward error correction at MPEG-2 transport stream layer
US6081301A (en) 1999-01-13 2000-06-27 Samsung Electronics Co., Ltd. DTV circuitry for measuring multipath distortion based on ghosting of data segment synchronizing signals
US6285662B1 (en) * 1999-05-14 2001-09-04 Nokia Mobile Phones Limited Apparatus, and associated method for selecting a size of a contention window for a packet of data system
US6490727B1 (en) * 1999-10-07 2002-12-03 Harmonic, Inc. Distributed termination system for two-way hybrid networks
US20010053225A1 (en) 2000-06-09 2001-12-20 Masaki Ohira Method for encoding/decoding error correcting code, transmitting apparatus and network
US7577163B2 (en) * 2000-08-24 2009-08-18 Tellabs Reston, Inc. Apparatus and method for facilitating data packet transportation
US20020181581A1 (en) 2001-04-02 2002-12-05 Koninklijke Philips Electronics N.V. ATSC digital television system
US20020194570A1 (en) 2001-04-02 2002-12-19 Koninklijke Philips Electronics N.V.; Improved digital transmission system for an enhanced ATSC 8-VSB system
US20040109092A1 (en) 2001-04-16 2004-06-10 Ivonete Markman Gain control for a high definition television demodulator
US20030099303A1 (en) 2001-06-04 2003-05-29 Koninklijke Philips Electronics N.V. Digital television (DTV) transmission system using enhanced coding schemes
WO2003003747A1 (en) 2001-06-28 2003-01-09 Koninklijke Philips Electronics N.V. A digital television (dtv) transmission system using enhanced coding schemes
US20030053493A1 (en) 2001-09-18 2003-03-20 Joseph Graham Mobley Allocation of bit streams for communication over-multi-carrier frequency-division multiplexing (FDM)
US20110007789A1 (en) * 2002-07-18 2011-01-13 Garmany Jan D Detection of Low-Amplitude Echoes in a Received Communication Signal
US7653143B2 (en) * 2003-01-06 2010-01-26 Electronics And Telecommunications Research Institute Digital television transmitter and receiver for transmitting and receiving dual stream using 4 level vestigial side band robust data
US20070140369A1 (en) * 2003-07-07 2007-06-21 Limberg Allen L System of robust DTV signal transmissions that legacy DTV receivers will disregard
US7487273B2 (en) * 2003-09-18 2009-02-03 Genesis Microchip Inc. Data packet based stream transport scheduler wherein transport data link does not include a clock line
US20100061698A1 (en) * 2006-09-19 2010-03-11 Alberto Morello Method for reproducing an audio and/or video sequence, a reproducing device and reproducing apparatus using the method
US20090052353A1 (en) * 2007-08-23 2009-02-26 Motorola, Inc. System and method for transmission timeslot assignment in wireless time division duplex systems

Non-Patent Citations (5)

* Cited by examiner, † Cited by third party
Title
Derwent Abstract and single Figure of Gwon et al (CN 4163162 A) Published Dec. 24, 2003.
Derwent Abstract and single Figure of Gwon et al. (CN 1463162 A); Published Dec. 24, 2003. *
O. Ait Sab, et al. "Concatenated Forward Error Correction Schemes for Long-Haul DWDM Optical Transmission Systems", 25th European Conference on Optical Communication, vol. II, Sep. 26, 1999, pp. 290-291.
Omar Ait Sab, "FEC Contribution in Submarine Transmission Systems", The International Convention on Undersea Communications, May 2001, pp. 496-488.
S.D. Bate et al., "Error control techniques applicable to HF channels" IEE Proceedings, vol. 136, No. 1, part 1, Feb. 1, 1989, pp. 57-63.

Also Published As

Publication number Publication date
MXPA05013780A (en) 2006-03-08
EP2175561A1 (en) 2010-04-14
CN101557457A (en) 2009-10-14
CN1809963A (en) 2006-07-26
KR100698620B1 (en) 2007-03-21
EP2175560A1 (en) 2010-04-14
CN100512021C (en) 2009-07-08
KR20040108314A (en) 2004-12-23
EP1639713A4 (en) 2008-04-23
WO2004112252A2 (en) 2004-12-23
EP1639713A2 (en) 2006-03-29
US20040261001A1 (en) 2004-12-23
CN101557457B (en) 2013-03-27
WO2004112252A3 (en) 2005-02-17
USRE44053E1 (en) 2013-03-05
US7337386B2 (en) 2008-02-26
EP2175562A1 (en) 2010-04-14

Similar Documents

Publication Publication Date Title
USRE44076E1 (en) Digital transmitter/receiver system having a robust error correction coding/decoding device and error correction coding/decoding method thereof
US8194797B2 (en) Digital broadcasting transmission/reception system capable of improving receiving and equalizing performance and signal processing method thereof
EP1980031B1 (en) System for receiving digital broadcasting stream and method thereof
US8705640B2 (en) Digital broadcast transmission and receiving system having an improved receiving performance and signal processing method thereof
US7823052B2 (en) Trellis encoding device for encoding transmission stream and method thereof
US8848832B2 (en) Digital broadcasting transmission/reception system having improved receiving performance and signal processing method thereof
US8640001B2 (en) Robust digital communication system
US7856590B2 (en) Digital television transmitter and receiver for using 16 state trellis coding
US20090106632A1 (en) Digital broadcast transmitter/receiver having an improved receiving performance and signal processing method thereof
US8184688B2 (en) Digital broadcasting reception apparatus and robust stream decoding method thereof
US8582642B2 (en) Transmitting system and receiving system for processing stream, and stream processing methods thereof
US7712011B2 (en) Apparatus and method for receiving digital television signal with backward compatibility byte
KR20090014234A (en) Broadcasting transmitter/receiver and method of processing broadcasting signal

Legal Events

Date Code Title Description
FEPP Fee payment procedure

Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

FPAY Fee payment

Year of fee payment: 8

MAFP Maintenance fee payment

Free format text: PAYMENT OF MAINTENANCE FEE, 12TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1553); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

Year of fee payment: 12