skip to main content
article
Free access

Performance of an OLTP application on symmetry multiprocessor system

Published: 01 May 1990 Publication History

Abstract

Sequent's Symmetry Series is a bus-based shared-memory multiprocessor. System performance in an OLTP relational database application was investigated using the TP1 benchmark. System performance was tested with fully-cached benchmarks and with scaled benchmarks. In fully-cached tests, the entire database fits inside main memory. In scaled tests, the database is larger than available memory. In the fully-cached benchmark, performance was initially limited by bus saturation. The cause was the transfer of process context from processor to processor. This was eliminated by assigning each process to a processor. Processor affinity was combined with reductions in message-passing within the database. Throughput was dramatically improved. The scaled tests were I/O bound. This bottleneck can be eliminated by connecting more disk drives, or by increasing the main memory size.

References

[1]
Anon. "A Measure of Transaction Processing Power, "Datamation, April 1985.
[2]
Archibald, J, and J. L. Baer. Cache Coherence Protocols: Evaluation Using a Multiprocessor Simulation Model, TOCS 4, INovember 1986.
[3]
Graunke, G., and S. S Thakkar, An Analysis of Synchronization Algorithms for Shared-Memory Multiprocessors, IEEE Computer, June 1990.
[4]
Lovett, T, and S. S Thakkar, The Symmetry Multiprocessor System, Proceedings of Proceedings of ICPP, Penn State University, 1988.
[5]
Papmarcos, M, and J Patel, A low overhead coherence solution for mult.iprocessors with private cache memories, Proceedings of 11 th International SvmDosium on Commuter Architecture, 1984.
[6]
Thakkar, S. S., Performance of Symmetry Multiprocessor System, Proceedings of Cachg md Interconnect WorkshoD, Eilat, Israel: Kluwer, 1989.

Cited By

View all

Index Terms

  1. Performance of an OLTP application on symmetry multiprocessor system

      Recommendations

      Comments

      Information & Contributors

      Information

      Published In

      cover image ACM SIGARCH Computer Architecture News
      ACM SIGARCH Computer Architecture News  Volume 18, Issue 2SI
      Special Issue: Proceedings of the 17th annual international symposium on Computer Architecture
      June 1990
      356 pages
      ISSN:0163-5964
      DOI:10.1145/325096
      Issue’s Table of Contents

      Publisher

      Association for Computing Machinery

      New York, NY, United States

      Publication History

      Published: 01 May 1990
      Published in SIGARCH Volume 18, Issue 2SI

      Check for updates

      Qualifiers

      • Article

      Contributors

      Other Metrics

      Bibliometrics & Citations

      Bibliometrics

      Article Metrics

      • Downloads (Last 12 months)120
      • Downloads (Last 6 weeks)17
      Reflects downloads up to 06 Jan 2025

      Other Metrics

      Citations

      Cited By

      View all

      View Options

      View options

      PDF

      View or Download as a PDF file.

      PDF

      eReader

      View online with eReader.

      eReader

      Login options

      Media

      Figures

      Other

      Tables

      Share

      Share

      Share this Publication link

      Share on social media