GigaOp DSP on FPGA
Abstract
DSP algorithms such as automated target recognition and SONAR beamforming are a good match for FPGA technology due to their regular structure, available parallelism, pipeline-ability, and modest data word sizes. FPGA implementations of these applications outperformed their DSP and microprocessor counterparts by factors ranging from 10 on up with an equivalent sustained computational rate of more than 2 GOps/second per FPGA. This paper introduces a set of criteria which have a great impact on how well an application maps to FPGA technology. It then describes two applications in detail and the process of mapping each to FPGA technology. Comparisons with software implementations are made and followed by conclusions and future challenges.
References
[1]
C. Dick, "Computing the Discrete Fourier Transform on FPGA Based Systolic Arrays," in ACM/SIGDA International Symposium on Field Programmable Gate Arrays, Monterey, CA, Feb. 1996, pp. 129-135.
[2]
W. Culbertson, R. Amerson, R. Carter, P. Kuekes, and G. Snider, "Exploring Architectures for Volume Visualization on the Teramac Custom Computer," in Proceedings of IEEE Workshop on FPGAs for Custom Computing Machines, K. Pocek and J. Arnold (Eds.), Napa, CA: IEEE Computer Society Press, April 1996, pp. 80-88.
[3]
R.J. Petersen, "An Assessment of the Suitability of Reconfigurable Systems for Digital Signal Processing," M.S. Thesis, Brigham Young University, 1995, p. 60.
[4]
L.E. Turner, P.J.W. Graumann, and S.G. Gibb, "Bit-Serial FIR Filters with CSD Coefficients for FPGAs," in Field-Programmable Logic and Applications. 5th International Workshop on Field-Programmable Logic and Applications, W. Moore and W. Luk (Eds.), Oxford, UK: Springer-Verlag, Sept. 1995, pp. 311-320.
[5]
J.E. Vuillemin, "On Computing Power," in Programming Languages and System Architectures, J. Gutknecht (Ed.), vol. 782 of Lecture Notes in Computer Science, Springer-Verlag, 1994, pp. 69-86.
[6]
R. Hudson, D. Lehn, and P. Athanas, "A Run-Time Reconfigurable Engine for Image Interpolation," in Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines (FCCM '98), K.L. Pocek and J.M. Arnold (Eds.), IEEE Computer Society Press, April 1998, pp. 88-95.
[7]
A. Dandalis and V.K. Prasanna, "Fast Parallel Implementation of DFT Using Configurable Devices," in Field-Programmable Logic: Smart Applications, New Paradigms, and Compilers. 6th International Workshop on Field-Programmable Logic and Applications, M. Glesner, W. Luk, and P.Y.K. Cheung (Eds.), London, UK: Springer-Verlag, Sept. 1997, pp. 314-323.
[8]
W.E. King, T.H. Drayer, R.W. Conners, and P. Araman, "Using MORPH in an Industrial Machine Vision System," in Proceedings of IEEE Workshop on FPGAs for Custom Computing Machines, K.L. Pocek and J. Arnold (Eds.), Napa, CA, April 1996, pp. 18-26.
[9]
G. Panneerselvam, P.J.W. Graumann, and L.E. Turner, "Implementation of Fast Fourier Transforms and Discrete Cosine Transforms in FPGAs," in Field-Programmable Logic and Applications. 5th International Workshop on Field-Programmable Logic and Applications, W. Moore and W. Luk (Eds.), Oxford, UK: Springer-Verlag, Sept. 1995, pp. 272-281.
[10]
C.H. Dick and F. Harris, "FIR Filtering with FPGAs Using Quadrature Sigma-Delta Modulation Encoding," in Field-Programmable Logic: Smart Applications, New Paradigms, and Compilers. 6th International Workshop on Field-Programmable Logic and Applications, R.W. Hartenstein and M. Glesner (Eds.), Darmstadt, Germany: Springer-Verlag, Sept. 1996, pp. 361-365.
[11]
N. Shirazi, P.M. Athanas, and A.L. Abbott, "Implementation of a 2-D Fast Fourier Transform on an FPGA-Based Custom Computing Machine," in Field-Programmable Logic and Applications. 5th International Workshop on Field-Programmable Logic and Applications, W. Moore and W. Luk (Eds.), Oxford, UK: Springer-Verlag, Sept. 1995, pp. 282-292.
[12]
T. Moeller and D. Martinez, "Field Programmable Gate Array Based Radar Front-End Digital Signal Processing," in Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines (FCCM '99), K.L. Pocek and J.M. Arnold (Eds.), IEEE Computer Society Press, April 1999, pp. 178-187.
[13]
R. Tessier and W. Burleson, "Reconfigurable Computing and Digital Signal Processing: A Survey," Journal of VLSI Signal Processing, May 2001, pp. 7-27.
[14]
B. Nelson, "Configurable Computing and SONAR Processing--Architectures and Implementations," in ASILOMAR 2001, Nov. 2001.
[15]
B. Hutchings, P. Bellows, J. Hawkins, S. Hemmert, B. Nelson, and M. Rytting, "A CAD Suite for High-Performance FPGA Design," in Proceedings of the IEEE Workshop on FPGAs for Custom Computing Machines, K.L. Pocek and J.M. Arnold (Eds.), Napa, CA: IEEE Computer Society Press, April 1999, pp. 12-24.
[16]
ERIM (Environmental Research Institute of Michigan), C4PL Advanced Programming Manual, 3rd edition. Ann Arbor, Michigan, Feb. 1993.
[17]
B.L. Hutchings and K.S. Hemmert, "An Application Specific Compiler for High Speed Binary Image Morphology," in Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines (FCCM '01), K.L. Pocek and J.M. Arnold (Eds.), IEEE Computer Society Press, April 2001.
[18]
M. Sonka, V. Hlavac, and R. Boyle, Image Processing, Analysis, and Machine Vision. PWS Publishing, 1999.
[19]
S. Scalera, M. Falco, and B. Nelson, "A Reconfigurable Computing Architecture for Microsensors," in Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines (FCCM '00), K.L. Pocek and J.M. Arnold (Eds.), IEEE Computer Society Press, April 2000, pp. 59-67.
[20]
N.L. Owlsey, Array Signal Processing. Prentice-Hall, 1985.
[21]
R. Andraka, "A Survey of CORDIC Algorithms for FPGA-Based Computers," in ACM/SIGDA International Symposium on Field Programmable Gate Arrays, Monterey, CA, Feb. 1998, pp. 191-200.
[22]
P.M. Kogge, The Architecture of Pipelined Computers. McGraw-Hill, 1981.
[23]
A. Tolstoy, Matched Field Processing For Underwater Acoustics. World Scientific, 1993.
Recommendations
FPGA---DSP co-processing for feature tracking in smart video sensors
Motion estimation in videos is a computationally intensive process. A popular strategy for dealing with such a high processing load is to accelerate algorithms with dedicated hardware such as graphic processor units (GPU), field programmable gate arrays ...
An RSA Encryption Hardware Algorithm Using a Single DSP Block and a Single Block RAM on the FPGA
ICNC '10: Proceedings of the 2010 First International Conference on Networking and ComputingThe main contribution of this paper is to present an efficient hardware algorithm for RSA encryption/decryption based on Montgomery multiplication. Modern FPGAs have a number of embedded DSP blocks (DSP48E1) and embedded memory blocks (BRAM). Our ...
Partitioning signal processing applications to different granularity reconfigurable logic
SSIP'05: Proceedings of the 5th WSEAS international conference on Signal, speech and image processingIn this paper, we propose a methodology for partitioning DSP applications between the fine and coarse-grain reconfigurable hardware for improving performance. The fine-grain logic is implemented by an embedded FPGA unit, while for the coarse-grain ...
Comments
Information & Contributors
Information
Published In
Copyright © Copyright © 2004 Kluwer Academic Publishers.
Publisher
Kluwer Academic Publishers
United States
Publication History
Published: 01 January 2004
Author Tags
Qualifiers
- Article
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- 0Total Citations
- 0Total Downloads
- Downloads (Last 12 months)0
- Downloads (Last 6 weeks)0
Reflects downloads up to 05 Feb 2025