skip to main content
10.5555/647929.740210guideproceedingsArticle/Chapter ViewAbstractPublication PagesConference Proceedingsacm-pubtype
Article

Implementing Asynchronous Circuits on LUT Based FPGAs

Published: 02 September 2002 Publication History

Abstract

This paper describes a general methodology to rapidly prototype asynchronous circuits on LUT based FPGAs. The main objective is to offer designers the powerfulness of standard synchronous FPGAs to prototype their asynchronous circuits or mixed synchronous/asynchronous circuits. To avoid hazard in FPGAs, the appearance of hazard in configurable logic cells is analyzed. The developed technique is based on the use and the design of a Muller gate library. It is shown how the place and route tools automatically exploit this library. Finally, an asynchronous dual-rail adder is implemented automatically to demonstrate the potential of the methodology. Several FPGA families, like Xilinx X4000, Altera Flex, Xilinx Virtex and uptodate Altera Apex are targeted.

References

[1]
Erik Brunvand, "Using FPGAs to Implement Self-Timed Systems", University of Utah, January 8, 1992.
[2]
Al Davis and Steven M. Nowick, "An Introduction to Asynchronous Circurts", UUCS-97-103, September 19, 1997.
[3]
Laurent Dutrieux et Didier Demigny, "Logique Programmble: Architecture des FPGA et CPLD, Méthode et Conception, le Langage VHDL", Editions Eyrolles, 1997.
[4]
Robert J. Francis, "Technology Mapping for Lookup-Table Based Field-Programmable Gate Arrays", Ph.D. Thesis, University of Toronto, 1993.
[5]
Scott Hauck, Steven Burns, Gaetano Borriello, and Carl Ebeling, "An FPGA for Asynchronous Circuits", IEEE Design & Test of Computers, Vol.11, No.3, pp. 60-69, Fall, 1994.
[6]
S. W Moore and P. Robinson,"Rapid Prototping of Self-Timed Circuits", University of Cambridge, Proc. ICCD'98, 5-7 October 1998 in Austin Texas.
[7]
Robert Payne, "Self-Timed Field Programmable Gate Array Architectures", Ph.D. thesis, University of Edinburgh, 1997.
[8]
Marc Renaudin, "Etat de l'art sur la conception des circuits asynchrones: perspectives pour l'intégration des systèmes complexes", document interne, janvier 2000.
[9]
Marc Renaudin, "Asynchronous circuits and systems: a promising design alternative ", Microelectronic Engineering 54(2000) p. 133-149.
[10]
Marc Renaudin, P. Vivet, F. Robin, "ASPRO-216: a standard-cell Q.D.I 16-bit RISC asynchronous microprocessor", Proc. Of the Fourth International Symposium on Advanced Research in Asynchronous Circuits and Systems, 1998, IEEE, p.22-31.
[11]
Ryunsuke Konishi, Hideyoki Ito, Hiroshi Nakada, Arika Nagoya, Kiyoshi Oguri, Norbert Imlig, Tsunemich Shiozawa, Minoru Inamori, and Kouichi Nagami, "PCA- 1 : A Fully Asynchronous, Self-Reconfigurable LSI", IEEE, 2001, p.54-61.
[12]
Ivan E. Sutherland, "Micropipelines", Communication of ACM, June 1989, Volume32, Number 6.
[13]
Pascal Vivet, "Une Méthodologie de Conception des Circuits Intégrés Quasiinsensible aux Délais, Application à l'Etude et la Réalisation d'un Processeur RISC 16-bit Asynchrone", thèse doctorale, l'INPG, 21 juin 2001.
[14]
K. Maheswaran, V. Akella, "Implementing Self-Timed Circuits in field programmable Gate arrays", MS Thesis, U.C. Davis, 1995.
[15]
Xilinx Nelist Format (XNF) Specification, Version 6.2, published by Xilinx June 1, 1995.
[16]
Data book, Published by Xilinx 1999.
[17]
Anh Vu Dinh Duc, Jean-Baptiste Rigaud, Amine Rezzag, Antoine Sirianni, Joo Fragoso, Laurent Fesquet, Marc Renaudin, "TAST", ACiD Workshop, Munich, Germany, Jan 2002.
[18]
A.V. Dinh Duc, J.B. Rigaud, A. Rezzag, A. Sirianni, J. Fragoso, L. Fesquet, M. Renaudin, "TAST CAD Tools: Tutorial", tutorial given at the International Symposium on Advanced Research in Asynchronous Circuits and Systems ASYNC'02, Manchester, UK, April 8-11, 2002, TIMA internal report ISRN:TIMA-RR-02/04/01-FR, http://tima.imag.fr/cis.

Cited By

View all
  1. Implementing Asynchronous Circuits on LUT Based FPGAs

    Recommendations

    Comments

    Information & Contributors

    Information

    Published In

    cover image Guide Proceedings
    FPL '02: Proceedings of the Reconfigurable Computing Is Going Mainstream, 12th International Conference on Field-Programmable Logic and Applications
    September 2002
    1181 pages

    Publisher

    Springer-Verlag

    Berlin, Heidelberg

    Publication History

    Published: 02 September 2002

    Qualifiers

    • Article

    Contributors

    Other Metrics

    Bibliometrics & Citations

    Bibliometrics

    Article Metrics

    • Downloads (Last 12 months)0
    • Downloads (Last 6 weeks)0
    Reflects downloads up to 06 Jan 2025

    Other Metrics

    Citations

    Cited By

    View all

    View Options

    View options

    Media

    Figures

    Other

    Tables

    Share

    Share

    Share this Publication link

    Share on social media