Cited By
View all- Devlin BIkeda MAsada KChang NNakamura HInoue KOsada KPoncino M(2011)Energy minimum operation in a reconfigurable gate-level pipelined and power-gated self synchronous FPGAProceedings of the 17th IEEE/ACM international symposium on Low-power electronics and design10.5555/2016802.2016806(3-8)Online publication date: 1-Aug-2011
- Gagné RBelzile JThibeault C(2009)From synchronous to GALSMicroelectronics Journal10.1016/j.mejo.2009.02.00340:11(1657-1666)Online publication date: 1-Nov-2009
- Mocho RSartori GRibas RReis ACoelho CJacobi RBecker J(2006)Asynchronous circuit design on reconfigurable devicesProceedings of the 19th annual symposium on Integrated circuits and systems design10.1145/1150343.1150355(20-25)Online publication date: 28-Aug-2006
- Show More Cited By