Article

Multi-dimensional interleaving for time-and-memory design optimization

Authors:

N. L. Passes,

E. H.-M. Sha,

Liang-Fang ChaoAuthors Info & Claims

ICCD '95: Proceedings of the 1995 International Conference on Computer Design: VLSI in Computers and Processors

Pages 440 - 445

Published: 02 October 1995 Publication History

Publisher Site

Abstract

This paper presents a novel optimization technique for the design of application specific integrated circuits dedicated to perform iterative or recursive time-critical sections of multi-dimensional problems, such as image processing applications. These sections are modeled as cyclic multi-dimensional data flow graphs (MDFGs). This new technique, called multi-dimensional interleaving consists of an expansion and compression of the iteration space while considering memory requirements. It guarantees that all functional elements of a circuitry can be executed simultaneously, and no additional memory queues proportional to the problem size are required. The algorithm runs in O(|E|) time, where E is the set of edges of the MDFG representing the circuit.

Cited By

View all

Filippopoulos ISharma NCatthoor FKjeldsberg PPanda P(2016)Integrated Exploration Methodology for Data Interleaving and Data-to-Memory Mapping on SIMD ArchitecturesACM Transactions on Embedded Computing Systems10.1145/289475415:3(1-23)Online publication date: 23-May-2016
https://dl.acm.org/doi/10.1145/2894754
Filippopoulos ICatthoor FKjeldsberg P(2013)Exploration of energy efficient memory organisations for dynamic multimedia applications using system scenariosDesign Automation for Embedded Systems10.1007/s10617-014-9145-617:3-4(669-692)Online publication date: 1-Sep-2013
https://dl.acm.org/doi/10.1007/s10617-014-9145-6
Bouyssounouse BSifakis J(2005)Low power engineeringEmbedded Systems Design10.5555/2137690.2137724(450-478)Online publication date: 1-Jan-2005
https://dl.acm.org/doi/10.5555/2137690.2137724
Show More Cited By

Multi-dimensional interleaving for time-and-memory design optimization
1. Theory of computation

Recommendations

An Optimization Technique for the Design of Multiple Valued PLA's

An optimization technique for the design of two types of multiple-valued PLAs is described. In a type-I PLA, the multiple-valued function is realized directly, whereas in a type-II PLA, output encoding is used to encode the binary output of the PLA. In ...
Optimizing synchronous systems for multi-dimensional applications
EDTC '95: Proceedings of the 1995 European conference on Design and Test

Time-critical sections of multi-dimensional problems, such as image processing applications, are in general iterative or recursive. In this paper these sections are modeled us cyclic multi-dimensional data flow graphs (MDFGs), which are also used to ...
Design and analysis of a low-power energy-recovery adder
GLSVLSI '95: Proceedings of the Fifth Great Lakes Symposium on VLSI (GLSVLSI'95)

In this paper, an 8-bit energy-recovery adder design is evaluated through SPICE simulation for energy dissipation and delay time, and is compared against a supply-voltage-scaled adder. The experimental results indicate that the energy-recovery adder ...

Comments

Information & Contributors

Information

Published In

ICCD '95: Proceedings of the 1995 International Conference on Computer Design: VLSI in Computers and Processors

October 1995

448 pages

ISBN:0818671653

Publisher

IEEE Computer Society

United States

Publication History

Published: 02 October 1995

Author Tags

Qualifiers

Article

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

4
Total Citations
View Citations
0
Total Downloads

Downloads (Last 12 months)0
Downloads (Last 6 weeks)0

Reflects downloads up to 28 Jan 2025

Other Metrics

View Author Metrics

Citations

Cited By

View all

Filippopoulos ISharma NCatthoor FKjeldsberg PPanda P(2016)Integrated Exploration Methodology for Data Interleaving and Data-to-Memory Mapping on SIMD ArchitecturesACM Transactions on Embedded Computing Systems10.1145/289475415:3(1-23)Online publication date: 23-May-2016
https://dl.acm.org/doi/10.1145/2894754
Filippopoulos ICatthoor FKjeldsberg P(2013)Exploration of energy efficient memory organisations for dynamic multimedia applications using system scenariosDesign Automation for Embedded Systems10.1007/s10617-014-9145-617:3-4(669-692)Online publication date: 1-Sep-2013
https://dl.acm.org/doi/10.1007/s10617-014-9145-6
Bouyssounouse BSifakis J(2005)Low power engineeringEmbedded Systems Design10.5555/2137690.2137724(450-478)Online publication date: 1-Jan-2005
https://dl.acm.org/doi/10.5555/2137690.2137724
Corre GSenn EJulien NMartin EGarrett DLach JZukowski C(2004)A memory aware behavioral synthesis tool for real-time VLSI circuitsProceedings of the 14th ACM Great Lakes symposium on VLSI10.1145/988952.988972(82-85)Online publication date: 26-Apr-2004
https://dl.acm.org/doi/10.1145/988952.988972

Abstract

Cited By

Recommendations

An Optimization Technique for the Design of Multiple Valued PLA's

Optimizing synchronous systems for multi-dimensional applications

Design and analysis of a low-power energy-recovery adder

Comments

Information

Published In

Publisher

Publication History

Author Tags

Qualifiers

Contributors

Other Metrics

Bibliometrics

Article Metrics

Other Metrics

Citations

Cited By

View options

Share

Share this Publication link

Share on social media

Affiliations