Routability-aware placement for advanced FinFET mixed-signal circuits using satisfiability modulo theories
Pages 160 - 165
Abstract
Due to the increasingly complex design rules and geometric layout constraints within advanced FinFET nodes, automated placement of full-custom analog/mixed-signal (AMS) designs has become increasingly challenging. Compared with traditional planar nodes, AMS circuit layout is dramatically different for FinFET technologies due to strict design rules and grid-based restrictions for both placement and routing. This limits previous analog placement approaches in effectively handling all of the new constraints while adhering to the new layout style. Additionally, limited work has demonstrated effective routability modeling, which is crucial for successful routing. This paper presents a robust analog placement framework using satisfiability modulo theories (SMT) for efficient constraint handling and routability modeling. Experimental results based on industrial designs show the effectiveness of the proposed framework in optimizing placement metrics while satisfying the specified constraints.
References
[1]
K. Kunal et al., "ALIGN: Open-source analog layout automation from the ground up," in Proc. DAC, 2019, pp. 1--4.
[2]
M. Madhusudan et al., "Analog layout generation using optimized primitives," in Proc. DATE, 2021, pp. 1234--1239.
[3]
A. Hastings and R. A. Hastings, The Art of Analog Layout, 1st ed. USA: Prentice Hall, 2001.
[4]
H. Chen et al., "Universal symmetry constraint extraction for analog and mixed-signal circuits with graph neural networks," in Proc. DAC, 2021, pp. 1243--1248.
[5]
F. Balasa and K. Lampaert, "Symmetry within the sequence-pair representation in the context of placement for analog design," IEEE TCAD, vol. 19, no. 7, pp. 721--731, 2000.
[6]
L. Xiao et al., "Practical placement and routing techniques for analog circuit designs," in Proc. ICCAD, 2010, pp. 675--679.
[7]
P.-Y. Chou et al., "Heterogeneous B*-Trees for analog placement with symmetry and regularity considerations," in Proc. ICCAD, 2011, pp. 512--516.
[8]
P.-H. Lin and S.-C. Lin, "Analog placement based on hierarchical module clustering," in Proc. DAC, 2008, pp. 50--55.
[9]
H.-F. Tsao et al., "A corner stitching compliant B*-Tree representation and its applications to analog placement," in Proc. ICCAD, 2011, pp. 507--511.
[10]
Q. Ma et al., "Simultaneous handling of symmetry, common centroid, and general placement constraints," IEEE TCAD, vol. 30, no. 1, pp. 85--95, 2011.
[11]
I.-P. Wu et al., "QB-trees: Towards an optimal topological representation and its applications to analog layout designs," in Proc. DAC, 2016, pp. 1--6.
[12]
A. Patyal et al., "Analog placement with current flow and symmetry constraints using pcp-sp," in Proc. DAC, 2018, pp. 1--6.
[13]
B. Xu et al., "Hierarchical and analytical placement techniques for high-performance analog circuits," in Proc. ISPD, 2017, pp. 55--62.
[14]
K. Zhu et al., "Effective analog/mixed-signal circuit placement considering system signal flow," in Proc. ICCAD, 2020, pp. 1--8.
[15]
S. M. Saif et al., "Pareto front analog layout placement using satisfiability modulo theories," in Proc. DATE, 2016, pp. 1411--1416.
[16]
Y.-S. Lu et al., "WB-Trees: A meshed tree representation for finfet analog layout designs," in Proc. DAC, 2018, pp. 1--6.
[17]
L. De Moura and N. Bjørner, "Z3: An efficient smt solver," in Proc. TACAS, 2008, pp. 337--340.
[18]
H. Chen et al., "Toward silicon-proven detailed routing for analog and mixed-signal circuits," in Proc. ICCAD, 2020, pp. 1--8.
- Routability-aware placement for advanced FinFET mixed-signal circuits using satisfiability modulo theories
Recommendations
Routability-Driven Blockage-Aware Macro Placement
DAC '14: Proceedings of the 51st Annual Design Automation ConferenceWe present a new floorplan representation, called circular-packing trees (CP-trees), for the problem of macro placement. Our CP-trees can flexibly pack movable macros toward corners or pre-placed macros along chip boundaries circularly to optimize macro ...
Routability-driven analytical placement for mixed-size circuit designs
ICCAD '11: Proceedings of the International Conference on Computer-Aided DesignDue to the significant mismatch between existing wirelength models and the congestion objective in placement, considering routability during placement is particularly significant for modern circuit designs. In this paper, a novel routability-driven ...
Routability-driven placement for hierarchical mixed-size circuit designs
DAC '13: Proceedings of the 50th Annual Design Automation ConferenceA wirelength-driven placer without considering routability could introduce irresolvable routing-congested placements. Therefore, it is desirable to develop an effective routability-driven placer for modern mixed-size designs employing hierarchical ...
Comments
Information & Contributors
Information
Published In
March 2022
1637 pages
ISBN:9783981926361
- General Chairs:
- Cristiana Bolchini,
- Ian O'Connor,
- Program Chairs:
- Ingrid Verbauwhede,
- Robert Wille
Sponsors
In-Cooperation
- EDAA: European Design Automation Association
- IEEE SSCS Shanghai Chapter
- ESDA: Electronic System Design Alliance
- IEEE CEDA
- IEEE CS
- IEEE-RAS: Robotics and Automation
Publisher
European Design and Automation Association
Leuven, Belgium
Publication History
Published: 31 May 2022
Check for updates
Qualifiers
- Research-article
Conference
DATE '22
Sponsor:
Acceptance Rates
Overall Acceptance Rate 518 of 1,794 submissions, 29%
Upcoming Conference
DATE '25
- Sponsor:
- sigda
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- 0Total Citations
- 37Total Downloads
- Downloads (Last 12 months)5
- Downloads (Last 6 weeks)0
Reflects downloads up to 13 Jan 2025
Other Metrics
Citations
View Options
Login options
Check if you have access through your login credentials or your institution to get full access on this article.
Sign in