Article

Free access

Latchup-aware placement and parasitic-bounded routing of custom analog cells

Authors:

Bulent Basaran,

Rob A. Rutenbar,

L. Richard CarleyAuthors Info & Claims

ICCAD '93: Proceedings of the 1993 IEEE/ACM international conference on Computer-aided design

Pages 415 - 421

Published: 07 November 1993 Publication History

PDF eReader

References

[1]

J. Rijmenants, et al., "ILAC: Ant Automated Layout Tool for Analog CMOS Circuits", IEEE J. Solid-State Circuits, No.2, April 1989,

Google Scholar

[2]

Sujoy Mitra, Sudip K. Nag, Rob A. Rutenbar and L. Richard Carley, "System-levd Routing of Mixed-Signal ASICs in WREN", Proc. IEEE Intl. Conf. Computer-Aided Design, 1992.

Digital Library

Google Scholar

[3]

J. M. Cohn, D.J. Garrod, R. A. Rutenbar and L. R. Carley, "KOAN/ ANAGRAM II: New Tools for Device-Level Analog Placement and Routing", IEEE J. of Solid-State Circuits, Vol. 26, No. 3, March, 199 t.

Crossref

Google Scholar

[4]

E. Malavasi, et al., "A Routing Methodology For Analog Integrated Circuits" Proc. IEEE ICCAD, Nov. 1990.

Google Scholar

[5]

E. Malavasi, et al., "~um Stacked Layout for Analog CMOS ICs", Proc. IEEE CICC, May 1993.

Google Scholar

[6]

David J. Garrod, Device-Level Routing of Analog Cells in ANAGRAM II, Ph,D. Thesis, Dept. of ECE, Carnegie Mellon University, August 1991.

Digital Library

Google Scholar

[7]

E Rubin, "The Lee Connection ~Mgorithm", IEEE Trans. on Computing, 1974, Vol C-23.

Google Scholar

[8]

N. J. Nilsson, Principles of Art~hcial Intelligence, Englewood Cliffs, NJ: 1980.

Digital Library

Google Scholar

[9]

Lance A. Glasser and Daniel W. Dobberpuhl, The Design and Analysis of VLSI Circuits, Addison-Wesley Publishing Company, 1985.

Digital Library

Google Scholar

[10]

Ronald R. Troutman, Latchup in CMOS Technology, Kluwer Academic Publishers, 1986.

Digital Library

Google Scholar

[11]

D. W. Jepsen and C.D. Gelatt Jr., "Macro Placement by Monte Carlo Annealing", Proc. IEEE intl. Conf. on Computer Design, Nov. 1984.

Google Scholar

[12]

John M. Cohn, Automatic Device Placement for Analog Cells in KOAN, Ph.D. Thesis, Dept. of ECE, Carnegie Mellon University, Febmary 1992.

Google Scholar

[13]

D. J. Garrod, R. A. Rutenbar and L. R. Carley, "Automated Layout of Custom Analog Cells in ANAGILAM", Proc. ICCAD, Nov. 1988.

Google Scholar

[14]

U. Choudhury and A. Sangiovanni-VincenteUi, "Use of Performance Sensitivities in Routing Analog. Circuits", Proc. IEEE ISCAS, May 1990

Crossref

Google Scholar

[15]

U. Choudhury and A. Sangiovanni-Vincentelli, "Automatic Generation of Parasitic Constraints for Performance-Constrained Physical Design of Analog Circuits", IEEE Tran. on CAD, Vol 12, No 2, Feb. 1993,

Google Scholar

Cited By

View all

Gielen GRutenbar R(2001)Synthesis of analog and mixed-signal integrated electronic circuitsFormal engineering design synthesis10.5555/762002.762016(391-427)Online publication date: 1-Jan-2001
https://dl.acm.org/doi/10.5555/762002.762016
Rutenbar RCohn JWiesel MHill D(2000)Layout tools for analog ICs and mixed-signal SoCsProceedings of the 2000 international symposium on Physical design10.1145/332357.332378(76-83)Online publication date: 1-May-2000
https://dl.acm.org/doi/10.1145/332357.332378
Carley LGielen GRutenbar RSansen WPennino TYoffa E(1996)Synthesis tools for mixed-signal ICsProceedings of the 33rd annual Design Automation Conference10.1145/240518.240573(298-303)Online publication date: 1-Jun-1996
https://dl.acm.org/doi/10.1145/240518.240573
Show More Cited By

Recommendations

Multi-threaded collision-aware global routing with bounded-length maze routing
DAC '10: Proceedings of the 47th Design Automation Conference

Modern global routers use various routing methods to improve routing speed and the quality. Maze routing is the most time-consuming process for existing global routing algorithms. This paper presents two bounded-length maze routing (BLMR) algorithms (...
Routing-architecture-aware analytical placement for heterogeneous FPGAs
DAC '15: Proceedings of the 52nd Annual Design Automation Conference

Placement is a crucial stage for FPGA implementation. Most FPGA placers optimize their placement results by minimizing half-perimeter wirelength (HPWL). Due to the segmented routing architecture in FPGAs, however, the HPWL function cannot model routed ...
Parasitic-aware Sizing and Detailed Routing for Binary-weighted Capacitors in Charge-scaling DAC
DAC '14: Proceedings of the 51st Annual Design Automation Conference

Capacitor sizing is a crucial step when designing a charge-scaling digital-to-analog converter. Larger capacitor size can achieve better circuit accuracy and performance due to less impact from random, systematic, and parasitic mismatch. However, it ...

Comments

Information & Contributors

Information

Published In

ICCAD '93: Proceedings of the 1993 IEEE/ACM international conference on Computer-aided design

November 1993

781 pages

ISBN:0818644907

Chairmen:
Michael Lightner
Univ. of Colorado, Boulder
,
Jochen A. G. Jess
Eindhoven Univ. of Tech., Eindhoven, The Netherlands

Publisher

IEEE Computer Society Press

Washington, DC, United States

Publication History

Published: 07 November 1993

Check for updates

Qualifiers

Article

Conference

ICCAD '93

Sponsor:

SIGDA
IEEE-CS

ICCAD '93: International Conference on Computer Aided Design

November 7 - 11, 1993

California, Santa Clara, USA

Acceptance Rates

Overall Acceptance Rate 457 of 1,762 submissions, 26%

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

4
Total Citations
View Citations
225
Total Downloads

Downloads (Last 12 months)45
Downloads (Last 6 weeks)12

Reflects downloads up to 04 Feb 2025

Other Metrics

View Author Metrics

Citations

Cited By

View all

Gielen GRutenbar R(2001)Synthesis of analog and mixed-signal integrated electronic circuitsFormal engineering design synthesis10.5555/762002.762016(391-427)Online publication date: 1-Jan-2001
https://dl.acm.org/doi/10.5555/762002.762016
Rutenbar RCohn JWiesel MHill D(2000)Layout tools for analog ICs and mixed-signal SoCsProceedings of the 2000 international symposium on Physical design10.1145/332357.332378(76-83)Online publication date: 1-May-2000
https://dl.acm.org/doi/10.1145/332357.332378
Carley LGielen GRutenbar RSansen WPennino TYoffa E(1996)Synthesis tools for mixed-signal ICsProceedings of the 33rd annual Design Automation Conference10.1145/240518.240573(298-303)Online publication date: 1-Jun-1996
https://dl.acm.org/doi/10.1145/240518.240573
Basaran BRutenbar RPennino TYoffa E(1996)An O(n) algorithm for transistor stacking with performance constraintsProceedings of the 33rd annual Design Automation Conference10.1145/240518.240559(221-226)Online publication date: 1-Jun-1996
https://dl.acm.org/doi/10.1145/240518.240559

View Options

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Cited By

Recommendations

Multi-threaded collision-aware global routing with bounded-length maze routing

Routing-architecture-aware analytical placement for heterogeneous FPGAs

Parasitic-aware Sizing and Detailed Routing for Binary-weighted Capacitors in Charge-scaling DAC

Comments

Published In

Sponsors

Publisher

Publication History

Check for updates

Qualifiers

Conference

Acceptance Rates

Other Metrics

Article Metrics

Other Metrics

Cited By

PDF

eReader

Login options

Full Access

References

Cited By

Recommendations

Multi-threaded collision-aware global routing with bounded-length maze routing

Routing-architecture-aware analytical placement for heterogeneous FPGAs

Parasitic-aware Sizing and Detailed Routing for Binary-weighted Capacitors in Charge-scaling DAC

Comments

Information

Published In

Sponsors

Publisher

Publication History

Check for updates

Qualifiers

Conference

Acceptance Rates

Contributors

Other Metrics

Bibliometrics

Article Metrics

Other Metrics

Citations

Cited By

View options

PDF

eReader

Login options

Full Access

Share

Share this Publication link

Share on social media

Affiliations