Impact of bit-width specification on the memory hierarchy for a real-time video processing system
Abstract
References
Recommendations
Bit-Width Constrained Memory Hierarchy Optimization for Real-Time Video Systems
The great variety of pixel dynamics of real-time video-processing systems (RTVPS), ranging from color, grayscale, or binary pixels, means that a careful design and specification of bit widths is required. It is obvious that the bit-width specification ...
Impact of flash memory on video-on-demand storage: analysis of tradeoffs
MMSys '11: Proceedings of the second annual ACM conference on Multimedia systemsThere is no doubt that video-on-demand (VoD) services are very popular these days. However, disk storage is a serious bottleneck limiting the scalability of a VoD server. Disk throughput degrades dramatically due to seek time overhead when the server is ...
Low-power mixed-signal CVNS-based 64-bit adder for media signal processing
In this paper, design of a mixed-signal 64-bit adder based on the continuous valued number system (CVNS) is presented. The 64-bit adder is generated by cascading four 16-bit radix-2 CVNS adders. Truncated summation of the CVNS digits reduced the number ...
Comments
Information & Contributors
Information
Published In
Sponsors
- EDAA: European Design Automation Association
- The EDA Consortium
- IEEE-CS\DATC: The IEEE Computer Society
Publisher
European Design and Automation Association
Leuven, Belgium
Publication History
Qualifiers
- Article
Acceptance Rates
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- 0Total Citations
- 113Total Downloads
- Downloads (Last 12 months)31
- Downloads (Last 6 weeks)4
Other Metrics
Citations
View Options
Login options
Check if you have access through your login credentials or your institution to get full access on this article.
Sign in