skip to main content
10.1145/383082.383089acmconferencesArticle/Chapter ViewAbstractPublication PagesislpedConference Proceedingsconference-collections
Article

Energy priority scheduling for variable voltage processors

Published: 06 August 2001 Publication History
First page of PDF

References

[1]
J.-D. Bakker, J. Mouw, and M. Joosen. Linux Advanced Radio Terminal. http://www.lart.tudelft.nl/]]
[2]
D. Grunwald, P. Levis, K. Farkas, C. Morrey, and M. Neufeld. Policies for dynamic clock scheduling. In OSDI, San Diego, CA, October 2000.]]
[3]
I. Hong, D. Kirovski, G. Qu, M. Potkonjak, and M. Srivastava. Power optimization of variable voltage corebased systems. In 36th Design Automation Conference, pages 176-181, June 1998.]]
[4]
T. Ishihara and H. Yasuura. Voltage scheduling problem for dynamically variable voltage processors. In ISPLED, 1998.]]
[5]
C. Krishna and Y.-H. Lee. Voltage-clack-scaling adaptive scheduling technique for low power in hard real-time systems. In RTAS, May 2000.]]
[6]
Y.-H. Lu, L. Benini, and G. D. Micheli. Requester-aware power reduction. In ISSS, Sept. 2000.]]
[7]
A. Manzak and C. Chakrabarti. Variable voltage task scheduling for minimizing energy or minimizing power. In IEEE Int. Conf. on Acoustic, Speech, and Signal Processing (ICASSP'00), pages 3239 -3242, June 2000.]]
[8]
T. Pering, T. Burd, and R. Brodersen. The simulation and evaluation of dynamic voltage scaling algorithms. In ISPLED, Aug. 1998.]]
[9]
T. Pering, T. Burd, and R. Brodersen. Voltage scheduling in the lpARM microprocessor system. In ISPLED, 2000.]]
[10]
J. Pouwelse, K. Langendoen, R. Lagendijk, and H. Sips. Power-aware video decoding. In 22nd Picture Coding Symposium, Seoul, Korea, Apr. 2001.]]
[11]
J. Pouwelse, K. Langendoen, and H. Sips. Dynamic voltage scaling on a low-power microprocessor. In Mobicom'01, Rome, Italy, July 2001.]]
[12]
Y. Shin, K. Choi, and T. Sakurai. Power optimization of real-time embedded systems on variable speed processors. In ICCAD, Nov. 2000.]]
[13]
M. Weiser, B. Welch, A. Demers, and S. Shenker. Scheduling for reduced CPU energy. InOSDI, pages 13-23, 1994.]]
[14]
F. Yao, A. Demers, and S. Shenker. A scheduling model for reduced CPU energy. In36th IEEE Symposium on Foundations of Computer Science, pages 374-382, 1995.]]

Cited By

View all

Recommendations

Comments

Information & Contributors

Information

Published In

cover image ACM Conferences
ISLPED '01: Proceedings of the 2001 international symposium on Low power electronics and design
August 2001
393 pages
ISBN:1581133715
DOI:10.1145/383082
Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Sponsors

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 06 August 2001

Permissions

Request permissions for this article.

Check for updates

Qualifiers

  • Article

Conference

ISLPED01
Sponsor:

Acceptance Rates

ISLPED '01 Paper Acceptance Rate 73 of 194 submissions, 38%;
Overall Acceptance Rate 398 of 1,159 submissions, 34%

Contributors

Other Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

  • Downloads (Last 12 months)10
  • Downloads (Last 6 weeks)0
Reflects downloads up to 04 Jan 2025

Other Metrics

Citations

Cited By

View all

View Options

Login options

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Media

Figures

Other

Tables

Share

Share

Share this Publication link

Share on social media