Article

Low-energy intra-task voltage scheduling using static timing analysis

Authors:

Dongkun Shin,

Jihong Kim,

Seongsoo LeeAuthors Info & Claims

DAC '01: Proceedings of the 38th annual Design Automation Conference

Pages 438 - 443

https://doi.org/10.1145/378239.378551

Published: 22 June 2001 Publication History

Get Access

Abstract

We propose an intra-task voltage scheduling algorithm for low-energy hard real-time applications. Based on a static timing analysis technique, the proposed algorithm controls the supply voltage within an individual task boundary. By fully exploiting all the slack times, a scheduled program by the proposed algorithm always complete its execution near the deadline, thus achieving a high energy reduction ratio. In order to validate the effectiveness of the proposed algorithm, we built a software tool that automatically converts a DVS-unaware program into an equivalent low-energy program. Experimental results show that the low-energy version of an MPEG-4 encoder/decoder (converted by the software tool) consumes less than 7$\sim$25% of the original program running on a fixed-voltage system with a power-down mode.

References

[1]

T. Burd, T. Pering, A. Stratakos, and R. Brodersen. A dynamic voltage scaled microprocessor system. In Proc. of IEEE International Solid-State Circuits Conference, pages 294-295, 2000.

Crossref

Google Scholar

[2]

M. Fleischmann. Crusoe power management: reducing the operating power with LongRun. In Proc. of HotChips 12 Symposium, 2000.

Google Scholar

[3]

C. A. Healy, D. B. Whalley, and M. G. Harmon. Integrating the timing analysis of pipelining and instruction caching. In Proc. of the 16th IEEE Real-Time Systems Symposium, pages 288-297, 1995.

Digital Library

Google Scholar

[4]

I. Hong, G. Qu, M. Potkonjak, and M. B. Srivastava. Synthesis techniques for low-power hard real-time systems on variable voltage processor. In Proc. of the 19th IEEE Real-Time Systems Symposium, pages 178-187, 1998.

Digital Library

Google Scholar

[5]

T. Ishihara and H. Yasuura. Voltage scheduling problem for dynamically variable voltage processors. In Proc. of International Symposium On Low Power Electronics and Design, pages 197-202, 1998.

Digital Library

Google Scholar

[6]

S. Lee and T. Sakurai. Run-time voltage hopping for low-power real-time systems. In Proc. of Design Automation Conference, pages 806-809, 2000.

Digital Library

Google Scholar

[7]

Y. Lee and C. M. Krishna. Voltage-clock scaling for low energy consumption in real-time embedded systems. In Proc. of the Sixth International Conference on Real-Time Computing Systems and Applications, pages 272-279, 1999.

Digital Library

Google Scholar

[8]

S.-S. Lim, Y. H. Bae, G. T. Jang, B.-D. Rhee, S. L. Min, C. Y. Park, H. Shin, K. Park, and C. S. Kim. An accurate worst case timing analysis for RISC processors. IEEE Transactions on Software Engineering, 21(7):593-604, 1995.

Digital Library

Google Scholar

[9]

T. Okuma, T. Ishihara, and H. Yasuura. Real-time task scheduling for a variable voltage processor. In Proc. of International Symposium On System Synthesis, pages 24-29, 1999.

Digital Library

Google Scholar

[10]

T. Sakurai and A. Newton. Alpha-power law MOSFET model and its application to CMOS inverter delay and other formulas. IEEE Journal of Solid State Circuits, 25(2):584-594, 1990.

Crossref

Google Scholar

[11]

Y. Shin and K. Choi. Power conscious fixed priority scheduling for hard real-time systems. In Proc. of Design Automation Conference, pages 134-139, 1999.

Digital Library

Google Scholar

[12]

F. Yao, A. Demers, and S. Shenker. A scheduling model for reduced CPU energy. In Proc. of the 36th Annual Symposium on Foundations of Computer Science, pages 374-382, 1995.

Digital Library

Google Scholar

Cited By

View all

Ma DJiao X(2020)WoMA: An Input-Based Learning Model to Predict Dynamic Workload of Embedded ApplicationsIEEE Embedded Systems Letters10.1109/LES.2019.295748712:3(74-77)Online publication date: Sep-2020
https://doi.org/10.1109/LES.2019.2957487
Hassine SOuni B(2018)Typical Design of Synchronous Controller to Minimize Response Time and PowerHandbook of Research on Power and Energy System Optimization10.4018/978-1-5225-3935-3.ch009(292-321)Online publication date: 2018
https://doi.org/10.4018/978-1-5225-3935-3.ch009
Kaneko M(2017)KKT-condition inspired solution of DVFS with limited number of voltage levels2017 IEEE International Symposium on Circuits and Systems (ISCAS)10.1109/ISCAS.2017.8050893(1-4)Online publication date: May-2017
https://doi.org/10.1109/ISCAS.2017.8050893
Show More Cited By

Index Terms

Recommendations

Intra-task scenario-aware voltage scheduling
CASES '05: Proceedings of the 2005 international conference on Compilers, architectures and synthesis for embedded systems

Modern embedded applications usually have real-time constraints and they have requirements for low energy consumption. At system level, intra-task dynamic voltage scaling (DVS) is one of the most effective techniques for energy reduction. It changes the ...
Optimizing intra-task voltage scheduling using data flow analysis
ASP-DAC '05: Proceedings of the 2005 Asia and South Pacific Design Automation Conference

Intra-task voltage scheduling (IntraDVS), which adjusts the supply voltage within an individual task boundary, is an effective technique for developing low-power applications. In IntraDVS, slack times are estimated by analyzing program's control flow ...
Algorithms for Combined Inter-and Intra-Task Dynamic Voltage Scaling

Dynamic voltage scaling (DVS) is one of the most effective techniques for reducing energy consumption on battery-operated embedded systems. According to the granularity of units to which voltage scaling is applied, the DVS problem can be divided into ...

Comments

Information & Contributors

Information

Published In

DAC '01: Proceedings of the 38th annual Design Automation Conference

June 2001

863 pages

ISBN:1581132972

DOI:10.1145/378239

Chairman:
Jan Rabaey
Univ. of California

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 22 June 2001

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Qualifiers

Article

Conference

DAC01

Sponsor:

EDAC
SIGDA
IEEE-CAS

DAC01: 38th ACM/IEEE-CAS/ EDAC Design Automation Conference

Nevada, Las Vegas, USA

Acceptance Rates

Overall Acceptance Rate 1,770 of 5,499 submissions, 32%

Upcoming Conference

DAC '25

Sponsor:
sigda

62nd ACM/IEEE Design Automation Conference

June 22 - 26, 2025

San Francisco , CA , USA

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

68
Total Citations
View Citations
26
Total Downloads

Downloads (Last 12 months)3
Downloads (Last 6 weeks)0

Reflects downloads up to 05 Feb 2025

Other Metrics

View Author Metrics

Citations

Cited By

View all

Ma DJiao X(2020)WoMA: An Input-Based Learning Model to Predict Dynamic Workload of Embedded ApplicationsIEEE Embedded Systems Letters10.1109/LES.2019.295748712:3(74-77)Online publication date: Sep-2020
https://doi.org/10.1109/LES.2019.2957487
Hassine SOuni B(2018)Typical Design of Synchronous Controller to Minimize Response Time and PowerHandbook of Research on Power and Energy System Optimization10.4018/978-1-5225-3935-3.ch009(292-321)Online publication date: 2018
https://doi.org/10.4018/978-1-5225-3935-3.ch009
Kaneko M(2017)KKT-condition inspired solution of DVFS with limited number of voltage levels2017 IEEE International Symposium on Circuits and Systems (ISCAS)10.1109/ISCAS.2017.8050893(1-4)Online publication date: May-2017
https://doi.org/10.1109/ISCAS.2017.8050893
Kaneko M(2016)KKT-condition based study on DVFS for heterogeneous task set2016 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS)10.1109/APCCAS.2016.7804075(717-720)Online publication date: Oct-2016
https://doi.org/10.1109/APCCAS.2016.7804075
Chen TRucker ASuh GPrvulovic M(2015)Execution time prediction for energy-efficient hardware acceleratorsProceedings of the 48th International Symposium on Microarchitecture10.1145/2830772.2830798(457-469)Online publication date: 5-Dec-2015
https://dl.acm.org/doi/10.1145/2830772.2830798
Kambadur MKim M(2014)An experimental survey of energy management across the stackACM SIGPLAN Notices10.1145/2714064.266019649:10(329-344)Online publication date: 15-Oct-2014
https://dl.acm.org/doi/10.1145/2714064.2660196
Kambadur MKim MBlack AMillstein T(2014)An experimental survey of energy management across the stackProceedings of the 2014 ACM International Conference on Object Oriented Programming Systems Languages & Applications10.1145/2660193.2660196(329-344)Online publication date: 15-Oct-2014
https://dl.acm.org/doi/10.1145/2660193.2660196
Hankendi CCoskun ARosenstiel WMacii E(2012)Reducing the energy cost of computing through efficient co-scheduling of parallel workloadsProceedings of the Conference on Design, Automation and Test in Europe10.5555/2492708.2492956(994-999)Online publication date: 12-Mar-2012
https://dl.acm.org/doi/10.5555/2492708.2492956
Saha SRavindran BVinov MTsafrir DZadok E(2012)An experimental evaluation of real-time DVFS scheduling algorithmsProceedings of the 5th Annual International Systems and Storage Conference10.1145/2367589.2367604(1-12)Online publication date: 4-Jun-2012
https://dl.acm.org/doi/10.1145/2367589.2367604
Wang WMishra PGordon-Ross A(2012)Dynamic Cache Reconfiguration for Soft Real-Time SystemsACM Transactions on Embedded Computing Systems10.1145/2220336.222034011:2(1-31)Online publication date: 1-Jul-2012
https://dl.acm.org/doi/10.1145/2220336.2220340
Show More Cited By

View Options

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Publication

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Abstract

References

Cited By

Index Terms

Recommendations

Intra-task scenario-aware voltage scheduling

Optimizing intra-task voltage scheduling using data flow analysis

Algorithms for Combined Inter-and Intra-Task Dynamic Voltage Scaling

Comments

Information

Published In

Sponsors

Publisher

Publication History

Permissions

Check for updates

Qualifiers

Conference

Acceptance Rates

Upcoming Conference

Contributors

Other Metrics

Bibliometrics

Article Metrics

Other Metrics

Citations

Cited By

Login options

Full Access

View options

PDF

eReader

Share

Share this Publication link

Share on social media

Affiliations