short-paper

Free access

A Fully Portable TCP Implementation Using XFSMs

Authors:

Salvatore PontarelliAuthors Info & Claims

SIGCOMM '18: Proceedings of the ACM SIGCOMM 2018 Conference on Posters and Demos

Pages 99 - 101

https://doi.org/10.1145/3234200.3234237

Published: 07 August 2018 Publication History

PDF eReader

Abstract

XTRA (XFSM for TRAnsport) is a first step towards "code-once-port-everywhere" transport protocols. XTRA's platform-agnostic programming abstraction, based on an extended finite state machine formalization of a desired transport layer task, is amenable not only to SW engines, but can be directly executed in CPU-less custom HW, thus permits to harness FPGA-based NICs' offloading opportunities without any re-coding effort. We experimentally demonstrate that XTRA enables us to port a customized TCP implementation across three completely different environments (HW proof-of-concept on a NetFPGA board, User-space SW over Linux' Open Data Plane, and NS3 emulator).

References

[1]

G. Bianchi, M. Bonola, A. Capone, C. Cascone, "OpenState: programming platform-independent stateful openflow applications inside the switch", ACM SIGCOMM Comp. Commun. Rev. 44(2), 2014

Digital Library

Google Scholar

[2]

N. McKeown et. al. "OpenFlow: enabling innovation in campus networks", ACM SIGCOMM Comp. Commun. Rev. 38(2), 2008

Digital Library

Google Scholar

[3]

P. Bosshart et. al. "P4: Programming protocol-independent packet processors", ACM SIGCOMM Comp. Commun. Rev. 44(3), 2014

Digital Library

Google Scholar

[4]

P. Shinde, A. Kaufmann, T. Roscoe, S. Kaestle, "We Need to Talk About NICs", 14th USENIX HotOS 2013

Digital Library

Google Scholar

[5]

Y. Le et. al. "UNO: Uniflying Host and Smart NIC Offload for Flexible Packet Processing, 2017 Symp. on Cloud Comput. (SoCC), 2017

Digital Library

Google Scholar

[6]

Y. Cheng, N. Cardwell, N. Dukkipati, "RACK: a time-based fast loss recovery", 98th IETF Meeting, March 2017

Google Scholar

[7]

M.T.Arashloo, M.Ghobadi, J.Rexford, D.Walker, "HotCocoa: Hardware Congestion Control Abstractions", Proc. 16th ACM Workshop on Hot Topics in Networks (HotNets), 2017.

Digital Library

Google Scholar

[8]

Akshay Narayan, Frank Cangialosi, Prateesh Goyal, Srinivas Narayana, Mohammad Alizadeh, Hari Balakrishnan, "The Case for Moving Congestion Control Out of the Datapath", Proc. 16th ACM Workshop on Hot Topics in Networks (HotNets), 2017.

Digital Library

Google Scholar

[9]

C.-J. Wang and M. T. Liu. "A Test Suite Generation Method for ExtendedFinite State Machines Using Axiomatic Semantics Approach", In Proc. of the XII IFIP TC6/WG6.1 Int.l Symp. on Protocol Specification, Testing and Verification, pages 29--43, 1992.

Digital Library

Google Scholar

Cited By

View all

Wang KGuo YGuo Z(2023)Highly Concurrent TCP Session Connection Management System on FPGA ChipMicromachines10.3390/mi1402038514:2(385)Online publication date: 3-Feb-2023
https://doi.org/10.3390/mi14020385
Alonso TPetrica LRuiz MPetri-Koenig JUmuroglu YStamelos IKoromilas EBlott MVissers K(2021)Elastic-DF: Scaling Performance of DNN Inference in FPGA Clouds through Automatic PartitioningACM Transactions on Reconfigurable Technology and Systems10.1145/347056715:2(1-34)Online publication date: 6-Dec-2021
https://dl.acm.org/doi/10.1145/3470567
Fernández CGiménez SGrasa EBunch S(2020)A P4-Enabled RINA Interior Router for Software-Defined Data CentersComputers10.3390/computers90300709:3(70)Online publication date: 2-Sep-2020
https://doi.org/10.3390/computers9030070
Show More Cited By

Index Terms

A Fully Portable TCP Implementation Using XFSMs
1. Hardware
  1. Communication hardware, interfaces and storage
    1. Networking hardware
2. Networks
  1. Network protocols
    1. Transport protocols

Recommendations

Face-recognition hardware implementation based on sope
ICACT'10: Proceedings of the 12th international conference on Advanced communication technology

As the rapid development of computer science and pattern recognition, visual technology is widely applied in industry and daily life. This paper provides a face-recognition hardware implementation based on SOPC, in which custom peripherals, manufacture-...
SAccO

This paper presents SAccO (Scalable Accelerator platform Osnabrück), a novel framework for implementing data-intensive applications using scalable and portable reconfigurable hardware accelerators. Instead of using expensive "reconfigurable ...
Hardware acceleration of graphics and imaging algorithms using FPGAs
SCCG '02: Proceedings of the 18th Spring Conference on Computer Graphics

Computer graphics algorithms and algorithms used in image processing are generally computationally expensive. This fact is the reason why people struggle to accelerate such algorithms using any reasonable means. The traditional sources of speedup are ...

Comments

Information & Contributors

Information

Published In

SIGCOMM '18: Proceedings of the ACM SIGCOMM 2018 Conference on Posters and Demos

August 2018

165 pages

ISBN:9781450359153

DOI:10.1145/3234200

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 07 August 2018

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Author Tags

Qualifiers

Short-paper
Research
Refereed limited

Conference

SIGCOMM '18

Sponsor:

SIGCOMM

SIGCOMM '18: ACM SIGCOMM 2018 Conference

August 20 - 25, 2018

Budapest, Hungary

Acceptance Rates

Overall Acceptance Rate 92 of 158 submissions, 58%

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

6
Total Citations
View Citations
464
Total Downloads

Downloads (Last 12 months)63
Downloads (Last 6 weeks)11

Reflects downloads up to 06 Jan 2025

Other Metrics

View Author Metrics

Citations

Cited By

View all

Wang KGuo YGuo Z(2023)Highly Concurrent TCP Session Connection Management System on FPGA ChipMicromachines10.3390/mi1402038514:2(385)Online publication date: 3-Feb-2023
https://doi.org/10.3390/mi14020385
Alonso TPetrica LRuiz MPetri-Koenig JUmuroglu YStamelos IKoromilas EBlott MVissers K(2021)Elastic-DF: Scaling Performance of DNN Inference in FPGA Clouds through Automatic PartitioningACM Transactions on Reconfigurable Technology and Systems10.1145/347056715:2(1-34)Online publication date: 6-Dec-2021
https://dl.acm.org/doi/10.1145/3470567
Fernández CGiménez SGrasa EBunch S(2020)A P4-Enabled RINA Interior Router for Software-Defined Data CentersComputers10.3390/computers90300709:3(70)Online publication date: 2-Sep-2020
https://doi.org/10.3390/computers9030070
Gimenez SGrasa EBunch S(2020)A Proof of Concept implementation of a RINA interior router using P4-enabled software targets2020 23rd Conference on Innovation in Clouds, Internet and Networks and Workshops (ICIN)10.1109/ICIN48450.2020.9059486(57-62)Online publication date: Feb-2020
https://doi.org/10.1109/ICIN48450.2020.9059486
Bianchi GWelzl MTulumello AGringoli FBelocchi GFaltelli MPontarelli S(2019)XTRA: Towards Portable Transport Layer FunctionsIEEE Transactions on Network and Service Management10.1109/TNSM.2019.294846716:4(1507-1521)Online publication date: Dec-2019
https://doi.org/10.1109/TNSM.2019.2948467
Ruiz MSidler DSutter GAlonso GLopez-Buedo S(2019)Limago: An FPGA-Based Open-Source 100 GbE TCP/IP Stack2019 29th International Conference on Field Programmable Logic and Applications (FPL)10.1109/FPL.2019.00053(286-292)Online publication date: Sep-2019
https://doi.org/10.1109/FPL.2019.00053

View Options

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Cited By

Index Terms

Recommendations

Face-recognition hardware implementation based on sope

SAccO

Hardware acceleration of graphics and imaging algorithms using FPGAs

Comments

Published In

Sponsors

Publisher

Publication History

Permissions

Check for updates

Author Tags

Qualifiers

Conference

Acceptance Rates

Other Metrics

Article Metrics

Other Metrics

Cited By

PDF

eReader

Login options

Full Access

Abstract

References

Cited By

Index Terms

Recommendations

Face-recognition hardware implementation based on sope

SAccO

Hardware acceleration of graphics and imaging algorithms using FPGAs

Comments

Information

Published In

Sponsors

Publisher

Publication History

Permissions

Check for updates

Author Tags

Qualifiers

Conference

Acceptance Rates

Contributors

Other Metrics

Bibliometrics

Article Metrics

Other Metrics

Citations

Cited By

View options

PDF

eReader

Login options

Full Access

Figures

Other

Share

Share this Publication link

Share on social media

Affiliations