research-article

Towards Write-Activity-Aware Page Table Management for Non-volatile Main Memories

Authors:

Tianzheng Wang,

Zili ShaoAuthors Info & Claims

ACM Transactions on Embedded Computing Systems (TECS), Volume 14, Issue 2

Article No.: 34, Pages 1 - 23

https://doi.org/10.1145/2697394

Published: 17 February 2015 Publication History

Abstract

Non-volatile memories such as phase change memory (PCM) and memristor are being actively studied as an alternative to DRAM-based main memory in embedded systems because of their properties, which include low power consumption and high density. Though PCM is one of the most promising candidates with commercial products available, its adoption has been greatly compromised by limited write endurance. As main memory is one of the most heavily accessed components, it is critical to prolong the lifetime of PCM.

In this article, we present write-activity-aware page table management (WAPTM), a simple yet effective page table management scheme for reducing unnecessary writes, by redesigning system software and exploiting write-activity-aware features provided by the hardware. We implemented WAPTM in Google Android based on the ARM architecture and evaluated it with real Android applications. Experimental results show that WAPTM can significantly reduce writes in page tables, proving the feasibility and potential of prolonging the lifetime of PCM-based main memory through reducing writes at the OS level.

References

[1]

Sean Eron Anderson. 2005. Bit Twiddling Hacks. Retrieved December 12, 2004 from http://graphics.stanford.edu/seander/bithacks.html.

[2]

ARM Limited. 2005. ARM architecture reference manual.

[3]

Daniel Bartholomew. 2006. QEMU: A multihost, multitarget emulator. Linux Journal 2006, 145.

Digital Library

[4]

Luis Angel D. Bathen, Mark Gottscho, Nikil Dutt, Alex Nicolau, and Puneet Gupta. 2012. ViPZonE: OS-level memory variability-driven physical address zoning for energy savings. In Proceedings of the 8th IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS'12). ACM, New York, NY, 33--42.

Digital Library

[5]

F. Bedeschi, R. Fackenthal, C. Resta, E. M. Donze, M. Jagasivamani, E. C. Buda, F. Pellizzer, D. W. Chow, A. Cabrini, G. Calvi, R. Faravelli, A. Fantini, G. Torelli, D. Mills, R. Gastaldi, and G. Casagrande. 2009. A bipolar-selected phase change memory featuring multi-level cell storage. IEEE Journal of Solid-State Circuits 44, 1, 217--227.

[6]

Daniel Bovet and Marco Cesati. 2006. Understanding the Linux Kernel (3rd ed.). O'Reilly & Associates, Inc., Sebastopol, CA.

Digital Library

[7]

Geoffrey W. Burr, Matthew J. Breitwisch, Michele Franceschini, Davide Garetto, Kailash Gopalakrishnan, Bryan Jackson, Bulent Kurdi, Chung Lam, Luis A. Lastras, Alvaro Padilla, Bipin Rajendran, Simone Raoux, and Rohit S. Shenoy. 2010. Phase change memory technology. Journal of Vacuum Science Technology B: Microelectronics and Nanometer Structures 28, 2, 223--262.

[8]

Yiran Chen, Hai Li, and Xiaobin Wang. 2010. Spintronic devices: From memory to memristor. In Proceedings of the 2010 International Conference on Communications, Circuits and Systems (ICCCAS'10). 811--816.

[9]

Sangyeun Cho and Hyunjin Lee. 2009. Flip-N-Write: A simple deterministic technique to improve PRAM write performance, energy and endurance. In Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO'42). ACM, New York, NY, 347--357.

Digital Library

[10]

Gaurav Dhiman, Raid Ayoub, and Tajana Rosing. 2009. PDRAM: A hybrid PRAM and DRAM main memory system. In Proceedings of the 46th Annual Design Automation Conference (DAC'09). ACM, New York, NY, 664--469.

Digital Library

[11]

Alexandre P. Ferreira, Miao Zhou, Santiago Bock, Bruce Childers, Rami Melhem, and Daniel Mossé. 2010. Increasing PCM main memory lifetime. In Proceedings of the Conference on Design, Automation and Test in Europe (DATE'10). European Design and Automation Association, 3001 Leuven, Belgium, 914--919.

Digital Library

[12]

Andrew Hay, Karin Strauss, Timothy Sherwood, Gabriel H. Loh, and Doug Burger. 2011. Preventing PCM banks from seizing too much power. In Proceedings of the 44th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO-44'11). ACM, New York, NY, 186--195.

Digital Library

[13]

Yenpo Ho, Garng M. Huang, and Peng Li. 2009. Nonvolatile memristor memory: Device characteristics and design implications. In Proceedings of the 2009 International Conference on Computer-Aided Design (ICCAD'09). ACM, New York, NY, 485--490.

Digital Library

[14]

Jingtong Hu, C. J. Xue, Wei-Che Tseng, Qingfeng Zhuge, and E. H.-M. Sha. 2010. Minimizing write activities to non-volatile memory via scheduling and recomputation. In SASP'10. 101--106.

Digital Library

[15]

Jingtong Hu, Chun Jason Xue, Qingfeng Zhuge, Wei-Che Tseng, and Edwin H.-M. Sha. 2013. Write activity reduction on non-volatile main memories for embedded chip multiprocessors. ACM Trans. Embed. Comput. Syst. 12, 3, Article 77, 27 pages.

Digital Library

[16]

Intel Corporation. 2013. Intel 64 and IA-32 architectures software developer manuals.

[17]

Lei Jiang, Youtao Zhang, and Jun Yang. 2011. Enhancing phase change memory lifetime through fine-grained current regulation and voltage upscaling. In 2011 International Symposium on Low Power Electronics and Design (ISLPED'11). 127--132.

Digital Library

[18]

Lei Jiang, Youtao Zhang, and Jun Yang. 2012a. ER: Elastic RESET for low power and long endurance MLC based phase change memory. In Proceedings of the 2012 ACM/IEEE International Symposium on Low Power Electronics and Design (ISLPED'12). ACM, New York, NY, 39--44.

Digital Library

[19]

Lei Jiang, Bo Zhao, Youtao Zhang, Jun Yang, and B. R. Childers. 2012b. Improving write operations in MLC phase change memory. In IEEE 18th International Symposium on High Performance Computer Architecture (HPCA'12). 1--10.

Digital Library

[20]

Yongsoo Joo, Dimin Niu, Xiangyu Dong, Guangyu Sun, Naehyuck Chang, and Yuan Xie. 2010. Energy- and endurance-aware design of phase change memory caches. In Proceedings of the Conference on Design, Automation and Test in Europe (DATE'10). European Design and Automation Association, Leuven, Belgium, 136--141.

Digital Library

[21]

D.-H. Kang, J.-H. Lee, J. H. Kong, D. Ha, J. Yu, C. Y. Um, J. H. Park, F. Yeung, J. H. Kim, W. I. Park, Y. J. Jeon, M. K. Lee, Y. J. Song, J. H. Oh, G. T. Jeong, and H. S. Jeong. 2008. Two-bit cell operation in diode-switch phase change memory cells with 90nm technology. In Proceedings of the 2008 Symposium on VLSI Technology. 98--99.

[22]

B. C. Lee, Ping Zhou, Jun Yang, Youtao Zhang, Bo Zhao, E. Ipek, O. Mutlu, and D. Burger. 2010. Phase-change technology and the future of main memory. IEEE Micro 30, 1, 131--141.

Digital Library

[23]

Benjamin C. Lee, Engin Ipek, Onur Mutlu, and Doug Burger. 2009. Architecting phase change memory as a scalable dram alternative. In Proceedings of the 36th Annual International Symposium on Computer Architecture (ISCA'09). ACM, New York, NY, 2--13.

Digital Library

[24]

Yong Li, Yiran Chen, and Alex K. Jones. 2012. A software approach for combating asymmetries of non-volatile memories. In Proceedings of the 2012 ACM/IEEE International Symposium on Low Power Electronics and Design (ISLPED'12). ACM, New York, NY, 191--196.

Digital Library

[25]

Duo Liu, Tianzheng Wang, Yi Wang, Zhiwei Qin, and Zili Shao. 2011. PCM-FTL: A write-activity-aware NAND flash memory management scheme for PCM-based embedded systems. In Proceedings of the 2011 IEEE 32nd Real-Time Systems Symposium (RTSS'11). IEEE Computer Society, Washington, DC, 357--366.

Digital Library

[26]

Duo Liu, Tianzheng Wang, Yi Wang, Zili Shao, Qingfeng Zhuge, and E. Sha. 2013. Curling-PCM: Application-specific wear leveling for phase change memory based embedded systems. In Proceedings of the 2013 18th Asia and South Pacific Design Automation Conference (ASP-DAC'13). 279--284.

[27]

Robert Love. 2010. Linux Kernel Development (3rd ed.). Addison-Wesley Professional, New York, NY.

Digital Library

[28]

Micron. 2012. Micron announces availability of phase change memory for mobile devices. Retrieved December 19, 2014 from http://investors.micron.com/releasedetail.cfm&quest;ReleaseID=692563.

[29]

Jeffrey C. Mogul, Eduardo Argollo, Mehul Shah, and Paolo Faraboschi. 2009. Operating system support for NVM+DRAM hybrid main memory. In Proceedings of the 12th Conference on Hot Topics in Operating Systems (HotOS'09). USENIX Association, Berkeley, CA, 14--14.

Digital Library

[30]

Moinuddin K. Qureshi, John Karidis, Michele Franceschini, Vijayalakshmi Srinivasan, Luis Lastras, and Bulent Abali. 2009a. Enhancing lifetime and security of PCM-based main memory with start-gap wear leveling. In Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO'42). ACM, New York, NY, 14--23.

Digital Library

[31]

Moinuddin K. Qureshi, Vijayalakshmi Srinivasan, and Jude A. Rivers. 2009b. Scalable high performance main memory system using phase-change memory technology. In Proceedings of the 36th Annual International Symposium on Computer Architecture (ISCA'09). ACM, New York, NY, 24--33.

Digital Library

[32]

Abraham Silberschatz, Peter Baer Galvin, and Greg Gagne. 2008. Operating System Concepts (8th ed.). Wiley Publishing, New York, NY.

Digital Library

[33]

L. C. Stancu, L. A. D. Bathen, N. Dutt, and A. Nicolau. 2012. AVid: Annotation driven video decoding for hybrid memories. In Proceedings of the IEEE 10th Symposium on Embedded Systems for Real-Time Multimedia (ESTIMedia'12). 2--11.

[34]

Guangyu Sun, Yongsoo Joo, Yibo Chen, Dimin Niu, Yuan Xie, Yiran Chen, and Hai Li. 2010. A hybrid solid-state storage architecture for the performance, energy consumption, and lifetime improvement. In Proceedings of the 2010 IEEE 16th International Symposium on High Performance Computer Architecture (HPCA'10). 1--12.

[35]

Guangyu Sun, Dimin Niu, Jin Ouyang, and Yuan Xie. 2011. A frequent-value based PRAM memory architecture. In Proceedings of the 16th Asia and South Pacific Design Automation Conference (ASPDAC'11). IEEE Press, Piscataway, NJ, 211--216.

Digital Library

[36]

Tianzheng Wang, Duo Liu, Zili Shao, and Chengmo Yang. 2012. Write-activity-aware page table management for PCM-based embedded systems. In Proceedings of the 2012 17th Asia and South Pacific Design Automation Conference (ASP-DAC'12). 317--322.

[37]

H.-S. P. Wong, S. Raoux, Sang Bum Kim, Jiale Liang, John P. Reifenberg, B. Rajendran, Mehdi Asheghi, and Kenneth E. Goodson. 2010. Phase change memory. Proc. IEEE 98, 12, 2201--2227.

[38]

Yuan Xie. 2011. Modeling, architecture, and applications for emerging memory technologies. IEEE Design Test of Computers 28, 1, 44--51.

Digital Library

[39]

Chun Jason Xue, Youtao Zhang, Yiran Chen, Guangyu Sun, J. Jianhua Yang, and Hai Li. 2011. Emerging non-volatile memories: Opportunities and challenges. In Proceedings of the 7th IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS'11). ACM, New York, NY, 325--334.

Digital Library

[40]

Byung-Do Yang, Jae-Eun Lee, Jang-Su Kim, Junghyun Cho, Seung-Yun Lee, and Byoung-Gon Yu. 2007. A low power phase-change random access memory using a data-comparison write scheme. In Proceedings of the 2007 IEEE International Symposium on Circuits and Systems, ISCAS 2007. 3014--3017.

[41]

Ping Zhou, Bo Zhao, Jun Yang, and Youtao Zhang. 2009. A durable and energy efficient main memory using phase change memory technology. In Proceedings of the 36th Annual International Symposium on Computer Architecture (ISCA'09). ACM, New York, NY, 14--23.

Digital Library

Cited By

Chang CWu CChang YYang MChang C(2022)Leveraging Write Heterogeneity of Phase Change Memory on Supporting Self-Balancing Binary TreeIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems10.1109/TCAD.2021.309729841:6(1757-1770)Online publication date: Jun-2022
https://doi.org/10.1109/TCAD.2021.3097298
Zhou XWang Y(2021)Enhancing the security of memory in cloud infrastructure through in‐phase change memory data randomisationIET Computers & Digital Techniques10.1049/cdt2.1202315:5(321-334)Online publication date: 31-Mar-2021
https://doi.org/10.1049/cdt2.12023
Wang CChattopadhyay SBrihadiswarn G(2020)Crab-treeACM Transactions on Embedded Computing Systems10.1145/339623619:5(1-26)Online publication date: 26-Sep-2020
https://dl.acm.org/doi/10.1145/3396236
Show More Cited By

Index Terms

Towards Write-Activity-Aware Page Table Management for Non-volatile Main Memories
1. Information systems
  1. Information storage systems
    1. Storage management
      1. Hierarchical storage management
2. Software and its engineering
  1. Software organization and properties
    1. Contextual software domains
      1. Operating systems
        Memory management
        Allocation / deallocation strategies
        Main memory
        Virtual memory

Recommendations

Reducing write activities on non-volatile memories in embedded CMPs via data migration and recomputation
DAC '10: Proceedings of the 47th Design Automation Conference

Recent advances in circuit and process technologies have pushed non-volatile memory technologies into a new era. These technologies exhibit appealing properties such as low power consumption, non-volatility, shock-resistivity, and high density. However, ...
Write-aware memory management for hybrid SLC-MLC PCM memory systems

In recent years, phase-change memory (PCM) has generated a great deal of interest because of its byte addressability and non-volatility properties. It is regarded as a good alternative storage medium that can reduce the performance gap between the main ...
Write Activity Minimization for Nonvolatile Main Memory Via Scheduling and Recomputation

Nonvolatile memories such as Flash memory, phase change memory (PCM), and magnetic random access memory (MRAM) have many desirable characteristics for embedded systems to employ them as main memory. However, there are two common challenges we need to ...

Comments

Information & Contributors

Information

Published In

cover image ACM Transactions on Embedded Computing Systems

ACM Transactions on Embedded Computing Systems Volume 14, Issue 2

March 2015

472 pages

ISSN:1539-9087

EISSN:1558-3465

DOI:10.1145/2737797

Editor:
Sandeep K. Shukla
Virginia Tech, USA

Issue’s Table of Contents

Copyright © 2015 ACM.

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Publisher

Association for Computing Machinery

New York, NY, United States

Journal Family

ACM Journals for the Design of Smart and Connected Systems

Publication History

Published: 17 February 2015

Accepted: 01 December 2013

Revised: 01 November 2013

Received: 01 August 2013

Published in TECS Volume 14, Issue 2

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Author Tags

Qualifiers

Research-article
Research
Refereed

Funding Sources

Research Grants Council of Hong Kong and the Germany Academic Exchange Service of Germany
National Natural Science Foundation of China
Research Fund for the Doctoral Program of Higher Education of China
Germany/Hong Kong Joint Research Scheme
Fundamental Research Funds for Central Universities
Innovation and Technology Support Programme of Innovation and Technology Fund of Hong Kong
Research Grants Council of Hong Kong
National 863 Program
The Hong Kong Polytechnic University
Chongqing

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

21
Total Citations
View Citations
407
Total Downloads

Downloads (Last 12 months)3
Downloads (Last 6 weeks)1

Reflects downloads up to 31 Dec 2024

Other Metrics

View Author Metrics

Citations

Cited By

Chang CWu CChang YYang MChang C(2022)Leveraging Write Heterogeneity of Phase Change Memory on Supporting Self-Balancing Binary TreeIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems10.1109/TCAD.2021.309729841:6(1757-1770)Online publication date: Jun-2022
https://doi.org/10.1109/TCAD.2021.3097298
Zhou XWang Y(2021)Enhancing the security of memory in cloud infrastructure through in‐phase change memory data randomisationIET Computers & Digital Techniques10.1049/cdt2.1202315:5(321-334)Online publication date: 31-Mar-2021
https://doi.org/10.1049/cdt2.12023
Wang CChattopadhyay SBrihadiswarn G(2020)Crab-treeACM Transactions on Embedded Computing Systems10.1145/339623619:5(1-26)Online publication date: 26-Sep-2020
https://dl.acm.org/doi/10.1145/3396236
Ho YWu CYang MChen TChang Y(2019)Replanting Your Forest: NVM-friendly Bagging Strategy for Random Forest2019 IEEE Non-Volatile Memory Systems and Applications Symposium (NVMSA)10.1109/NVMSA.2019.8863525(1-6)Online publication date: Aug-2019
https://doi.org/10.1109/NVMSA.2019.8863525
Chang CChang CChang YYang MShin Y(2018)Rethinking self-balancing binary search tree over phase change memory with write asymmetryProceedings of the 23rd Asia and South Pacific Design Automation Conference10.5555/3201607.3201736(548-553)Online publication date: 22-Jan-2018
https://dl.acm.org/doi/10.5555/3201607.3201736
Wang CWei QWu LWang SChen CXiao XYang JXue MYang Y(2018)Persisting RB-Tree into NVM in a Consistency PerspectiveACM Transactions on Storage10.1145/317791514:1(1-27)Online publication date: 26-Feb-2018
https://dl.acm.org/doi/10.1145/3177915
Chang CChang CChang YYang M(2018)Rethinking self-balancing binary search tree over phase change memory with write asymmetry2018 23rd Asia and South Pacific Design Automation Conference (ASP-DAC)10.1109/ASPDAC.2018.8297380(548-553)Online publication date: Jan-2018
https://doi.org/10.1109/ASPDAC.2018.8297380
Liu DZhong KWang TWang YShao ZSha EXue J(2017)Durable Address Translation in PCM-Based Flash Storage SystemsIEEE Transactions on Parallel and Distributed Systems10.1109/TPDS.2016.258605928:2(475-490)Online publication date: 1-Feb-2017
https://dl.acm.org/doi/10.1109/TPDS.2016.2586059
Liu DLin YHuang PZhu XLiang L(2017)Durable and Energy Efficient In-Memory Frequent-Pattern MiningIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems10.1109/TCAD.2017.268107736:12(2003-2016)Online publication date: Dec-2017
https://doi.org/10.1109/TCAD.2017.2681077
Jalili MSarbazi-Azad H(2017)Endurance-Aware Security Enhancement in Non-Volatile Memories Using Compression and Selective EncryptionIEEE Transactions on Computers10.1109/TC.2016.264218066:7(1132-1144)Online publication date: 1-Jul-2017
https://doi.org/10.1109/TC.2016.2642180
Show More Cited By

View Options

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Article

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

Media

Figures

Other

Tables

View Issue’s Table of Contents