research-article

A reconfigurable fabric for accelerating large-scale datacenter services

ACM SIGARCH Computer Architecture News, Volume 42, Issue 3

Pages 13 - 24

https://doi.org/10.1145/2678373.2665678

Published: 14 June 2014 Publication History

Abstract

Datacenter workloads demand high computational capabilities, flexibility, power efficiency, and low cost. It is challenging to improve all of these factors simultaneously. To advance datacenter capabilities beyond what commodity server designs can provide, we have designed and built a composable, reconfigurablefabric to accelerate portions of large-scale software services. Each instantiation of the fabric consists of a 6x8 2-D torus of high-end Stratix V FPGAs embedded into a half-rack of 48 machines. One FPGA is placed into each server, accessible through PCIe, and wired directly to other FPGAs with pairs of 10 Gb SAS cables

In this paper, we describe a medium-scale deployment of this fabric on a bed of 1,632 servers, and measure its efficacy in accelerating the Bing web search engine. We describe the requirements and architecture of the system, detail the critical engineering challenges and solutions needed to make the system robust in the presence of failures, and measure the performance, power, and resilience of the system when ranking candidate documents. Under high load, the largescale reconfigurable fabric improves the ranking throughput of each server by a factor of 95% for a fixed latency distribution--- or, while maintaining equivalent throughput, reduces the tail latency by 29%

References

[1]

M. Adler, K. E. Fleming, A. Parashar, M. Pellauer, and J. Emer, "Leap Scratchpads: Automatic Memory and Cache Management for Reconfigurable Logic," in Proceedings of the 19th ACM/SIGDA International Symposium on Field Programmable Gate Arrays, ser. FPGA '11, 2011.

Digital Library

[2]

Nios II Processor Reference Handbook, 13th ed., Altera, 2014.

[3]

Stratix V Device Handbook, 14th ed., Altera, 2014.

[4]

R. Baxter, S. Booth, M. Bull, G. Cawood, J. Perry, M. Parsons, A. Simpson, A. Trew, A. Mccormick, G. Smart, R. Smart, A. Cantle, R. Chamberlain, and G. Genest, "Maxwell - a 64 FPGA Supercomputer," Engineering Letters, vol. 16, pp. 426--433, 2008.

[5]

BEE4 Hardware Platform, 1st ed., BEECube, 2011.

[6]

M. Blott and K. Vissers, "Dataflow Architectures for 10Gbps Line-Rate Key-Value Stores," in HotChips 2013, August 2013.

[7]

E. S. Chung, J. C. Hoe, and K. Mai, "CoRAM: An In-fabric Memory Architecture for FPGA-based Computing," in Proceedings of the 19th ACM/SIGDA International Symposium on Field Programmable Gate Arrays, ser. FPGA '11, 2011.

Digital Library

[8]

The Convey HC-2 Computer, Conv-12-030.2 ed., Convey, 2012.

[9]

Cray XD1 Datasheet, 1st ed., Cray, 2005.

[10]

DRC Accelium Coprocessors Datasheet, Ds ac 7-08 ed., DRC, 2014.

[11]

M. Estlick, M. Leeser, J. Theiler, and J. J. Szymanski, "Algorithmic Transformations in the Implementation of K-Means Clustering on Reconfigurable Hardware," in Proceedings of the 2001 ACM/SIGDA Ninth International Symposium on Field Programmable Gate Arrays, ser. FPGA '01, 2001.

Digital Library

[12]

A. George, H. Lam, and G. Stitt, "Novo-G: At the Forefront of Scalable Reconfigurable Supercomputing," Computing in Science Engineering, vol. 13, no. 1, pp. 82--86, 2011.

Digital Library

[13]

H. M. Hussain, K. Benkrid, A. T. Erdogan, and H. Seker, "Highly Parameterized K-means Clustering on FPGAs: Comparative Results with GPPs and GPUs," in Proceedings of the 2011 International Conference on Reconfigurable Computing and FPGAs, ser. RECONFIG '11, 2011.

Digital Library

[14]

IBM PureData System for Analytics N2001, WAD12353-USEN-01 ed., IBM, 2013.

[15]

Intel, "An Introduction to the Intel Quickpath Interconnect," 2009.

[16]

R. Kirchgessner, G. Stitt, A. George, and H. Lam, "VirtualRC: A Virtual FPGA Platform for Applications and Tools Portability," in Proceedings of the ACM/SIGDA International Symposium on Field Programmable Gate Arrays, ser. FPGA '12, 2012.

Digital Library

[17]

M. Lavasani, H. Angepat, and D. Chiou, "An FPGA-based In-line Accelerator for Memcached," Computer Architecture Letters, vol. PP, no. 99, pp. 1--1, 2013.

[18]

L. Ling, N. Oliver, C. Bhushan, W. Qigang, A. Chen, S. Wenbo, Y. Zhihong, A. Sheiman, I. McCallum, J. Grecco, H. Mitchel, L. Dong, and P. Gupta, "High-performance, Energy-efficient Platforms Using In-socket FPGA Accelerators," in International Symposium on Field Programmable Gate Arrays, ser. FPGA '09, 2009.

Digital Library

[19]

A. Martin, D. Jamsek, and K. Agarawal, "FPGA-Based Application Acceleration: Case Study with GZIP Compression/Decompression Streaming Engine," in ICCAD Special Session 7C, November 2013.

[20]

How Microsoft Designs its Cloud-Scale Servers, Microsoft, 2014.

[21]

O. Pell and O. Mencer, "Surviving the End of Frequency Scaling with Reconfigurable Dataflow Computing," SIGARCH Comput. Archit. News, vol. 39, no. 4, Dec. 2011.

Digital Library

[22]

M. Showerman, J. Enos, A. Pant, V. Kindratenko, C. Steffen, R. Pennington, and W. Hwu, "QP: A Heterogeneous Multi-Accelerator Cluster," 2009.

[23]

D. Slogsnat, A. Giese, M. Nüssle, and U. Brüning, "An Open-source HyperTransport Core," ACM Trans. Reconfigurable Technol. Syst., vol. 1, no. 3, Sep. 2008.

Digital Library

[24]

H. K.-H. So and R. Brodersen, "A Unified Hardware/Software Runtime Environment for FPGA-based Reconfigurable Computers Using BORPH," ACM Trans. Embed. Comput. Syst., vol. 7, no. 2, Jan. 2008.

Digital Library

[25]

MAPstation Systems, 70000 AH ed., SRC, 2014.

[26]

J. Stuecheli, "Next Generation POWER microprocessor," in HotChips 2013, August 2013.

[27]

W. Vanderbauwhede, L. Azzopardi, and M. Moadeli, "FPGAaccelerated Information Retrieval: High-efficiency document filtering," in Field Programmable Logic and Applications, 2009. FPL 2009. International Conference on, Aug 2009, pp. 417--422.

[28]

MicroBlaze Processor Reference Guide, 14th ed., Xilinx, 2012.

[29]

J. Yan, Z.-X. Zhao, N.-Y. Xu, X. Jin, L.-T. Zhang, and F.-H. Hsu, "Efficient Query Processing for Web Search Engine with FPGAs," in Proceedings of the 2012 IEEE 20th International Symposium on Field- Programmable Custom Computing Machines, ser. FCCM '12, 2012.

Digital Library

Cited By

Chen JUnnibhavi HKoshiba ABhatotia PBagchi SZhang Y(2024)vFPIOProceedings of the 2024 USENIX Conference on Usenix Annual Technical Conference10.5555/3691992.3692063(1167-1184)Online publication date: 10-Jul-2024
https://dl.acm.org/doi/10.5555/3691992.3692063
Madabhushi BKundu SHolcomb D(2024)Memory Scraping Attack on Xilinx FPGAs: Private Data Extraction from Terminated Processes2024 Design, Automation & Test in Europe Conference & Exhibition (DATE)10.23919/DATE58400.2024.10546527(1-6)Online publication date: 25-Mar-2024
https://doi.org/10.23919/DATE58400.2024.10546527
Das Sharma DBlankenship RBerger D(2024)An Introduction to the Compute Express Link (CXL) InterconnectACM Computing Surveys10.1145/366990056:11(1-37)Online publication date: 8-Jul-2024
https://dl.acm.org/doi/10.1145/3669900
Show More Cited By

Recommendations

A reconfigurable fabric for accelerating large-scale datacenter services
ISCA '14: Proceeding of the 41st annual international symposium on Computer architecuture

Datacenter workloads demand high computational capabilities, flexibility, power efficiency, and low cost. It is challenging to improve all of these factors simultaneously. To advance datacenter capabilities beyond what commodity server designs can ...
A reconfigurable fabric for accelerating large-scale datacenter services

Datacenter workloads demand high computational capabilities, flexibility, power efficiency, and low cost. It is challenging to improve all of these factors simultaneously. To advance datacenter capabilities beyond what commodity server designs can ...
A Reconfigurable Fabric for Accelerating Large-Scale Datacenter Services
To advance datacenter capabilities beyond what commodity server designs can provide, the authors designed and built a composable, reconfigurable fabric to accelerate large-scale software services. Each instantiation of the fabric consists of a 6 x 8 2D ...

Comments

Information & Contributors

Information

Published In

cover image ACM SIGARCH Computer Architecture News

ACM SIGARCH Computer Architecture News Volume 42, Issue 3

ISCA '14

June 2014

552 pages

ISSN:0163-5964

DOI:10.1145/2678373

Editor:
Doug DeGroot
acm dot org

Issue’s Table of Contents

ISCA '14: Proceeding of the 41st annual international symposium on Computer architecuture
June 2014
566 pages
ISBN:9781479943944
General Chairs:
Pen-Chung Yew
University of Minnesota
,
Antonia Zhai
University of Minnesota
,
Program Chair:
Steve Keckler
NVIDIA/University of Texas at Austin

Copyright © 2014 IEEE.

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 14 June 2014

Published in SIGARCH Volume 42, Issue 3

Check for updates

Qualifiers

Research-article

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

392
Total Citations
View Citations
3,117
Total Downloads

Downloads (Last 12 months)326
Downloads (Last 6 weeks)26

Reflects downloads up to 13 Jan 2025

Other Metrics

View Author Metrics

Citations

Cited By

Chen JUnnibhavi HKoshiba ABhatotia PBagchi SZhang Y(2024)vFPIOProceedings of the 2024 USENIX Conference on Usenix Annual Technical Conference10.5555/3691992.3692063(1167-1184)Online publication date: 10-Jul-2024
https://dl.acm.org/doi/10.5555/3691992.3692063
Madabhushi BKundu SHolcomb D(2024)Memory Scraping Attack on Xilinx FPGAs: Private Data Extraction from Terminated Processes2024 Design, Automation & Test in Europe Conference & Exhibition (DATE)10.23919/DATE58400.2024.10546527(1-6)Online publication date: 25-Mar-2024
https://doi.org/10.23919/DATE58400.2024.10546527
Das Sharma DBlankenship RBerger D(2024)An Introduction to the Compute Express Link (CXL) InterconnectACM Computing Surveys10.1145/366990056:11(1-37)Online publication date: 8-Jul-2024
https://dl.acm.org/doi/10.1145/3669900
Zhuang JYang ZJi SHuang HJones AHu JShi YZhou PZhang ZPutnam A(2024)SSR: Spatial Sequential Hybrid Architecture for Latency Throughput Tradeoff in Transformer AccelerationProceedings of the 2024 ACM/SIGDA International Symposium on Field Programmable Gate Arrays10.1145/3626202.3637569(55-66)Online publication date: 1-Apr-2024
https://dl.acm.org/doi/10.1145/3626202.3637569
Bianchini RBelady CSivasubramaniam A(2024)Data Center Power and Energy Management: Past, Present, and FutureIEEE Micro10.1109/MM.2024.342647844:5(30-36)Online publication date: 1-Sep-2024
https://dl.acm.org/doi/10.1109/MM.2024.3426478
Konno SYasushi I(2024)Exploration of Fault Identification and Automatic Recovery in Cloud-based FPGA Systems2024 IEEE International Conference on Consumer Electronics (ICCE)10.1109/ICCE59016.2024.10444366(1-6)Online publication date: 6-Jan-2024
https://doi.org/10.1109/ICCE59016.2024.10444366
Tani YOsana Y(2024)A 100Gbps-ready Low Latency on-Chip Router for FPGA clusters2024 IEEE International Conference on Consumer Electronics (ICCE)10.1109/ICCE59016.2024.10444199(1-3)Online publication date: 6-Jan-2024
https://doi.org/10.1109/ICCE59016.2024.10444199
Wang SXu HMamandipoor AMahapatra RAhn BGhodrati SKailas KAlian MEsmaeilzadeh H(2024)Data Motion Acceleration: Chaining Cross-Domain Multi Accelerators2024 IEEE International Symposium on High-Performance Computer Architecture (HPCA)10.1109/HPCA57654.2024.00083(1043-1062)Online publication date: 2-Mar-2024
https://doi.org/10.1109/HPCA57654.2024.00083
Ahmed QWiersema TPlatzner M(2024)Post-configuration Activation of Hardware Trojans in FPGAsJournal of Hardware and Systems Security10.1007/s41635-024-00147-58:2(79-93)Online publication date: 13-Mar-2024
https://doi.org/10.1007/s41635-024-00147-5
Nagarale SPatil B(2023)Accelerating AI-Based Battery Management System’s SOC and SOH on FPGAApplied Computational Intelligence and Soft Computing10.1155/2023/20608082023Online publication date: 1-Jan-2023
https://dl.acm.org/doi/10.1155/2023/2060808
Show More Cited By

View Options

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Publication

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

Media

Figures

Other

Tables

View Issue’s Table of Contents