High throughput filtering using FPGA-acceleration
Abstract
References
Index Terms
- High throughput filtering using FPGA-acceleration
Recommendations
High throughput architecture for packet classification using FPGA
ANCS '09: Proceedings of the 5th ACM/IEEE Symposium on Architectures for Networking and Communications SystemsTo avoid packet classification from being the performance bottleneck in network devices, one-chip solution hardware packet classifier based on HiCuts algorithm is designed and implemented in single chip of FPGA. The compact data structure and the ...
Accelerating data filtering for database using FPGA
AbstractIn the big data era, in order to relieve computational pressure on overloaded CPU caused by ever increasing amount of data, many researches focus on hardware acceleration using FPGA for data-intensive applications. In this paper, a novel FPGA-...
Integrating FPGA-based hardware acceleration with relational databases
AbstractThe explosion of data over the last decades puts significant strain on the computational capacity of the central processing unit (CPU), challenging online analytical processing (OLAP). While previous studies have shown the potential of using ...
Comments
Information & Contributors
Information
Published In
- General Chairs:
- Qi He,
- Arun Iyengar,
- Program Chairs:
- Wolfgang Nejdl,
- Jian Pei,
- Rajeev Rastogi
Sponsors
Publisher
Association for Computing Machinery
New York, NY, United States
Publication History
Check for updates
Author Tags
Qualifiers
- Poster
Conference
Acceptance Rates
Upcoming Conference
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- 0Total Citations
- 189Total Downloads
- Downloads (Last 12 months)2
- Downloads (Last 6 weeks)0
Other Metrics
Citations
View Options
Login options
Check if you have access through your login credentials or your institution to get full access on this article.
Sign in