A novel multi-objective instruction synthesis flow for application-specific instruction set processors
Authors: 
Hai Lin, Yunsi FeiAuthors Info & Claims
Hai Lin, Yunsi FeiAuthors Info & ClaimsPages 409 - 412
Abstract
Application-Specific Instruction set Processor (ASIP) has become an increasingly popular platform for embedded systems. Traditional ASIP synthesis flows mainly target performance improvement, with other design metrics not being addressed appropriately. In this paper, we show that traditional custom instruction exploration algorithms and cost estimation methods for performance improvement only are not suitable for other design objectives, such as energy reduction and area minimization. We propose an ASIP design flow that can be adapted to different design objectives and achieve the balance between them. A novel design space exploration algorithm is developed to identify custom instructions for execution acceleration and energy reduction while reducing the hardware overhead.
References
[1]
Xilinx Inc. {http://www.xilinx.com}.
[2]
CPLEX LP solver {http://www.ilog.com/}.
[3]
SUIF and MachSUIF Compiler {http://tclab.kaist.ac.kr/~kcshin/reference.htm}.
[4]
ASIP Meister -- An ASIP Design Environment. {http://www.eda-meister.org/asipmeister}.
[5]
CoWare Inc. {http://www.coware.com/}.
[6]
MiBench. {http://www.eecs.umich.edu/mibench/}.
[7]
SimpleScalar Portable Instruction Set Architecture(PISA). {http://www.simplescalar.com/}.
[8]
Synopsys Design Compiler, Synopsys Inc. {http://www.synopsys.com}.
[9]
Target Compiler Technologies. {http://www.retarget.com/}.
[10]
K. Atasu and G. D. C. Ozturan. An integer linear programming approach for identifying instruction-set extensions. In Proc. Int. Conf. on Hardware-Software Codesign & System Synthesis, pages 172--177, Sept. 2005.
[11]
D. Brooks, V. Tiwari, and M. Martonosi. Wattch: A framework for architectural-level power analysis and optimizations. In Proc. Int. Symp. Computer Architecture, pages 83--94, 2000.
[12]
N. Clark, J. Blome, M. Chu, S. Mahlke, S. Biles, and K. Flautner. An architecture framework for transparent instruction set customization in embedded processors. In Proc. Int. Symp. Computer Architecture, pages 272--283, 2005.
[13]
N. Clark, H. Zhong, and S. Mahlke. Processor acceleration through automated instruction set customization. In Proc. Int. Symp. Microarchitecture, pages 129--140, Dec.
[14]
J. Cong, Y. Fan, G. Han, and Z. Zhang. Application-specific instruction generation for configurable processor architectures. In ACM Proc.
[15]
Int. Symp. on Field-Programmable Gate Arrays, pages 183--189, Feb. 2004.
[16]
C. C. de Souza, A. M. Lima, G. Araujo, and N. Moreano. The datapath merging problem in reconfigurable systems: complexity, dual bounds, and heuristic evaluation. ACM J. of Experimental Algorithms, 10:1--19, 2005.
[17]
Y. Fei, S. Ravi, A. Raghunathan, and N. K. Jha. A hybrid energy estimation technique for extensible processors. IEEE Trans. Computer-Aided Design of Integrated Circuits, 23(5):652--664, May. 2004.
[18]
R. E. Gonzalez. Xtensa: A configurable and extensible processor. IEEE Micro, 20(2):60--70, 2000.
[19]
D. Goodwin and D. Petkov. Automatic generation of application specific processors. In Int. Conf. Compilers, Architecture, and Synthesis for Embedded Systems, pages 137--147, Oct. 2003.
[20]
L. He, W. Liao, and M. R. Stan. System level leakage reduction considering the interdependence of temperature and leakage. In Design Automation Conference, pages 12--17, Feb. 2004.
[21]
N. S. Kim, T. Austin, D. Blaauw, T. Mudge, K. Flautner, J. S. Hu, M. J. Irwin, M. Kandemir, and V. Narayanan. Leakage current: Moore's law meets static power. IEEE Computer, 36(12):68--75, Dec. 2003.
[22]
J.-E. Lee, K. Y. Choi, and N. D. Dutt. Energy-efficient instruction set synthesis for application-specific processors. In Proc. Int. Symp. Low Power Electronics & Design, pages 330--333, 2003.
[23]
H. Lin and Y. Fei. Harnessing horizontal and vertical parallelism of programs to improve system overall efficiency. In Proc. Design Automation & Test Europe Conf., pages 748--763, Mar. 2008.
[24]
L. Pozzi, K. Atasu, and P. Ienne. Exact and approximate algorithms for the extension of embedded processor instruction sets. IEEE Trans. Computer--Aided Design of Integrated Circuits, 25(7):1209--1229.
[25]
R. Ravindran, M. Chu, and S. Mahlke. Compiler-managed partitioned data caches for low power. In Proc. of LCTES Conf., pages 237--247, 2007.
[26]
R. A. Ravindran. Hardware/software techniques for memory power optimizations in embedded processors. Doctoral Dissertation, Computer Science and Engineering, University of Michigan, 2007.
[27]
F. Sun, S. Ravi, A. Raghunathan, and N. K. Jha. Custom-instruction synthesis for extensible processor platform. IEEE Trans. Computer-Aided Design of Integrated Circuits, 23(2):216--228, Feb. 2004.
[28]
P. Yu and T. Mitra. Scalable custom instructions identification for instruction-set extensible processors. In Int. Conf. Compilers, Architecture, & Synthesis for Embedded Systems, pages 69--78, Sept. 2004.
Index Terms
- A novel multi-objective instruction synthesis flow for application-specific instruction set processors
Recommendations
Energy-efficient instruction set synthesis for application-specific processors
ISLPED '03: Proceedings of the 2003 international symposium on Low power electronics and designSeveral techniques have been proposed to enhance the energy-efficiency of ASIPs (Application-Specific Instruction set Processors). While those techniques can reduce the energy consumption with a minimal change in the instruction set (IS), they fail to ...
Automatic custom instruction identification for application-specific instruction set processors
The application-specific instruction set processors (ASIPs) have received more and more attention in recent years. ASIPs make trade-offs between flexibility and performance by extending the base instruction set of a general-purpose processor with custom ...
Instruction set synthesis with efficient instruction encoding for configurable processors
Application-specific instructions can significantly improve the performance, energy-efficiency, and code size of configurable processors. While generating new instructions from application-specific operation patterns has been a common way to improve the ...
Comments
Information & Contributors
Information
Published In
May 2010
502 pages
ISBN:9781450300124
DOI:10.1145/1785481
- General Chairs:
- R. Iris Bahar,
- Fabrizio Lombardi,
- Program Chairs:
- David Atienza,
- Erik Brunvand
Copyright © 2010 ACM.
Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]
Sponsors
In-Cooperation
- IEEE CEDA
- IEEE CASS
Publisher
Association for Computing Machinery
New York, NY, United States
Publication History
Published: 16 May 2010
Check for updates
Author Tags
Qualifiers
- Poster
Conference
GLSVLSI '10
Sponsor:
Acceptance Rates
Overall Acceptance Rate 312 of 1,156 submissions, 27%
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- 0Total Citations
- 128Total Downloads
- Downloads (Last 12 months)0
- Downloads (Last 6 weeks)0
Reflects downloads up to 06 Jan 2025
Other Metrics
Citations
View Options
Login options
Check if you have access through your login credentials or your institution to get full access on this article.
Sign in