research-article

Complete nanowire crossbar framework optimized for the multi-spacer patterning technique

Authors:

M. Haykel Ben-Jamaa,

Gianfranco Cerofolini,

Yusuf Leblebici,

Giovanni De MicheliAuthors Info & Claims

CASES '09: Proceedings of the 2009 international conference on Compilers, architecture, and synthesis for embedded systems

Pages 11 - 16

https://doi.org/10.1145/1629395.1629398

Published: 11 October 2009 Publication History

Abstract

Nanowire crossbar circuits are an emerging architectural paradigm that promises a higher integration density and an improved fault-tolerance due to its reconfigurability. In this paper, we propose for the first time the utilization of the multi-spacer patterning technique to fabricate nanowire crossbars with a high cross-point density up to 10¹⁰ cm^(-2). We propose a novel decoder fabrication method that can be included in a process dedicated to the multi-spacer patterning technique. We address the technology problems consisting in the variability and fabrication complexity at the design level by optimizing the encoding scheme. We show an overall reduction of the variability by 18% and a cancelation of the fabrication complexity overhead.

References

[1]

R. Beckman et al. Bridging dimensions: demultiplexing ultrahigh density nanowire circuits. Science, 310(5747):465--468, 2005.

[2]

M. H. Ben Jamaa et al. Variability-aware design of multi-level logic decoders for nanoscale crossbar memories. Transactions on Computer-Aided Design, IEEE, 27(11):2053--2067, Nov. 2008.

Digital Library

[3]

M. H. Ben Jamaa, Y. Leblebici, and G. De Micheli. Decoding nanowire arrays fabricated with the multi-spacer patterning technique. In Design Automation Conference, 2009. Proceedings, July 2009.

Digital Library

[4]

G. F. Cerofolini, P. Amato, and E. Romano. The multi-spacer patterning technique: a non-lithographic technique for terascale integration. Semiconductor Science Technology, 23(7):075020--+, July 2008.

[5]

Y.-K. Choi, T.-J. King, and C. Hu. A spacer patterning technology for nanoscale CMOS. Electron Devices, IEEE Transactions on, 49(3):436--441, March 2002.

[6]

A. DeHon and K. K. Likharev. Hybrid CMOS/nanoelectronic digital circuits: devices, architectures, and design automation. pages 375--382, 2005.

Digital Library

[7]

A. DeHon, P. Lincoln, and J. Savage. Stochastic assembly of sublithographic nanoscale interfaces. IEEE Transactions on Nanotechnology, 2(3):165--174, 2003.

Digital Library

[8]

S. Goldstein and D. Rosewater. Digital logic using molecular electronics. Solid-State Circuits Conference, 2002. Digest of Technical Papers. ISSCC. 2002 IEEE International, 1:204--459, 2002.

[9]

T. Hogg, Y. Chen, and P. Kuekes. Assembling nanoscale circuits with randomized connections. IEEE Transactions on Nanotechnology, 5(2):110--122, 2006.

Digital Library

[10]

P. J. Kuekes and R. S. Williams. Demultiplexer for a molecular wire crossbar network (MWCN DEMUX), 2001.

[11]

K. E. Moselund et al. Prospects for logic-on-a-wire. Microelectronic Engineering, (85):1406--1409, 2008.

Digital Library

[12]

J. E. Savage et al. Radial addressing of nanowires. ACM Journal on Emerging Technologies in Computing Systems, 2(2):129--154, 2006.

Digital Library

[13]

W. M. Weber et al. Silicon-nanowire transistors with intruded nickel-silicide contacts. Nano Letters, 6(12):2660--2666, 2006.

[14]

D. Whang, S. Jin, Y. Wu, and C. M. Lieber. Large-scale hierarchical organization of nanowire arrays for integrated nanosystems. Nano Letters, 3(9):1255--1259, 2003.

[15]

W. Wu et al. One-kilobit cross-bar molecular memory circuits at 30-nm half-pitch fabricated by nanoimprint lithography. Applied Physics A: Materials Science and Processing, 80(6):1173--1178, 2005.

[16]

Y. Zhang et al. An integrated phase change memory cell with Ge nanowire diode for cross-point memory. VLSI Technology, 2007 IEEE Symposium on, pages 98--99, June 2007.

Cited By

Sacchetto DGaillardon PLeblebici YDe Micheli G(2019)Memory Effects in Multi-terminal Solid State Devices and Their ApplicationsHandbook of Memristor Networks10.1007/978-3-319-76375-0_36(1021-1064)Online publication date: 8-Nov-2019
https://doi.org/10.1007/978-3-319-76375-0_36
Colinge JGreer J(2016)Synthesis and Fabrication of Semiconductor NanowiresNanowire Transistors10.1017/CBO9781107280779.004(54-80)Online publication date: 5-Apr-2016
https://doi.org/10.1017/CBO9781107280779.004
Sacchetto DDe Micheli GLeblebici Y(2012)Multiterminal Memristive Nanowire Devices for Logic and Memory Applications: A ReviewProceedings of the IEEE10.1109/JPROC.2011.2172569100:6(2008-2020)Online publication date: Jun-2012
https://doi.org/10.1109/JPROC.2011.2172569
Show More Cited By

Index Terms

Complete nanowire crossbar framework optimized for the multi-spacer patterning technique
1. Hardware

Recommendations

Decoding nanowire arrays fabricated with the multi-spacer patterning technique
DAC '09: Proceedings of the 46th Annual Design Automation Conference

Silicon nanowires are a promising solution to address the increasing challenges of fabrication and design at the future nodes of the Complementary Metal-Oxide-Semiconductor (CMOS) Technology roadmap. Despite the attractive opportunity that offers their ...
1/f and RTS noise in InGaAs nanowire MOSFETs

Low-frequency noise measurements were performed on high-performance InGaAs nanowire MOSFETs. 1/f noise measurements show number fluctuations, rather than mobility fluctuations, as the dominant noise source. The minimum equivalent input gate voltage ...
Quantum ballistic transport in the junctionless nanowire pinch-off field effect transistor

In this work we investigate quantum ballistic transport in ultrasmall junctionless and inversion mode semiconducting nanowire transistors within the framework of the self-consistent Schrödinger-Poisson problem. The quantum transmitting boundary method ...

Comments

Information & Contributors

Information

Published In

cover image ACM Conferences

CASES '09: Proceedings of the 2009 international conference on Compilers, architecture, and synthesis for embedded systems

October 2009

298 pages

ISBN:9781605586267

DOI:10.1145/1629395

Program Chairs:
Joerg Henkel
Karlsruhe University (TH), Germany
,
Sri Parameswaran
University of New South Wales, Australia

Copyright © 2009 ACM.

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Sponsors

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 11 October 2009

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Author Tags

Qualifiers

Research-article

Conference

ESWeek '09

Sponsor:

ESWeek '09: Fifth Embedded Systems Week

October 11 - 16, 2009

Grenoble, France

Acceptance Rates

Overall Acceptance Rate 52 of 230 submissions, 23%

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

6
Total Citations
View Citations
152
Total Downloads

Downloads (Last 12 months)0
Downloads (Last 6 weeks)0

Reflects downloads up to 26 Jan 2025

Other Metrics

View Author Metrics

Citations

Cited By

Sacchetto DGaillardon PLeblebici YDe Micheli G(2019)Memory Effects in Multi-terminal Solid State Devices and Their ApplicationsHandbook of Memristor Networks10.1007/978-3-319-76375-0_36(1021-1064)Online publication date: 8-Nov-2019
https://doi.org/10.1007/978-3-319-76375-0_36
Colinge JGreer J(2016)Synthesis and Fabrication of Semiconductor NanowiresNanowire Transistors10.1017/CBO9781107280779.004(54-80)Online publication date: 5-Apr-2016
https://doi.org/10.1017/CBO9781107280779.004
Sacchetto DDe Micheli GLeblebici Y(2012)Multiterminal Memristive Nanowire Devices for Logic and Memory Applications: A ReviewProceedings of the IEEE10.1109/JPROC.2011.2172569100:6(2008-2020)Online publication date: Jun-2012
https://doi.org/10.1109/JPROC.2011.2172569
Cerofolini G(2011)Realistic limits to computationApplied Physics A10.1007/s00339-011-6724-2106:4(967-982)Online publication date: 24-Dec-2011
https://doi.org/10.1007/s00339-011-6724-2
Ben Jamaa MBen Jamaa M(2011)Fabrication of Nanowire CrossbarsRegular Nanofabrics in Emerging Technologies10.1007/978-94-007-0650-7_2(33-73)Online publication date: 24-Mar-2011
https://doi.org/10.1007/978-94-007-0650-7_2
Cerofolini G(2010)Two Routes to Subcellular SensingNanotechnology for Electronics, Photonics, and Renewable Energy10.1007/978-1-4419-7454-9_5(153-182)Online publication date: 20-Oct-2010
https://doi.org/10.1007/978-1-4419-7454-9_5

View Options

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Publication

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

Figures

Tables

Media

View Table of Conten