article

NANA: A nano-scale active network architecture

Authors:

Jaidev P. Patwardhan,

Alvin R. Lebeck,

Daniel J. SorinAuthors Info & Claims

ACM Journal on Emerging Technologies in Computing Systems (JETC), Volume 2, Issue 1

Pages 1 - 30

https://doi.org/10.1145/1126257.1126258

Published: 01 January 2006 Publication History

Abstract

This article explores the architectural challenges introduced by emerging bottom-up fabrication of nanoelectronic circuits. The specific nanotechnology we explore proposes patterned DNA nanostructures as a scaffold for the placement and interconnection of carbon nanotube or silicon nanorod FETs to create a limited size circuit (node). Three characteristics of this technology that significantly impact architecture are (1) limited node size, (2) random node interconnection, and (3) high defect rates. We present and evaluate an accumulator-based active network architecture that is compatible with any technology that presents these three challenges. This architecture represents an initial, unoptimized solution for understanding the implications of DNA-guide self-assembly.

References

[1]

Ancona, M. G. 1996. Systolic processor designs using single-electron digital circuits. Superlattices and Microstructure 20, 4.

[2]

Bachtold, A., Hadley, P., Nakanishi, T., and Dekker, C. 2001. Logic circuits with carbon nanotube transistors. Science 294 (Nov.), 1317--1320.

[3]

Beckett, P. and Jennings, A. 2002. Toward nanocomputer architecture. In Proceedings of the 7th Asia-Pacific Computer Systems Architecture Conference. 141--150.

[4]

Braun, E., Eichen, Y., Sivan, U., and Gdalyahu, B.-Y. 1998. DNA-templated assembly and electrode attachment of a conducting silver wire. Nature 391, 775--778.

[5]

Burke, P. J. 2003. An RF circuit model for carbon nanotubes. IEEE Trans. Nanotech 2, 1, 55--58.

[6]

Castro, M. and Liskov, B. 1999. Practical byzantine fault tolerance. In Proceedings of the 3rd USENIX Symposium on Operating Systems Design and Implementation.

[7]

Campbell-Kelly, M. 1998. Programming the edsac: Early programming activity at the University of Cambridge. IEEE Annals History Compt. 20, 4, 46--67.

[8]

Cui, Y. and Lieber, C. M. 2001. Functional nanoscale electronic devices assembled using silicon nanowire building blocks. Science 291 (Feb.), 851--853.

[9]

Culbertson, W. B., Amerson, R., Carter, R. J., Kuekes, P., and Snider, G. 1996. The teramac custom computer: Extending the limits with defect tolerance. In Proceedings of the IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems. (Nov.).

[10]

Dalal, Y. K. and Metcalfe, R. M. 1978. Reverse path forwarding of broadcast packets. Commun. ACM. 21, 12 (Dec.), 1040--1048.

[11]

Dally, W. J. 1992. Virtual channel flow control. IEEE Trans. Parallel and Distributed Systems 3, 2 (Mar.), 194--205.

[12]

DeHon, A. 2002. Array-based architecture for molecular electronics. In Proceedings of the 1st Workshop on Non-Silicon Computation (NSC-1) (Feb.).

[13]

DeHon, A. 2003. Array-based architecture for FET-based, nanoscale eletronics. IEEE Trans. Nanotech. 2, 1 (Mar.), 23--32.

[14]

Dürkop, V., Getty, S. A., Cobas, E., and Fuhrer, M. S. 2004. Extraordinary mobility in semiconducting carbon nanotubes. Nano Letters 4, 1, 35--39.

[15]

Dwyer, C., Guthold, M., Falvo, M., Washburn, S., Superfine, R., and Erie, D. 2002. DNA functionalized single-walled carbon nanotubes. Nanotech. 13, 601--604.

[16]

Dwyer, C. 2003. Self-Assembled Computer Architecture: Design and Fabrication Theory. PhD thesis, University of North Carolina, May.

[17]

Dwyer, C., Vicci, L., Poulton, J., Erie, D., Superfine, R., Washburn, S., and Taylor, R. M. 2004. The design of DNA self-assembled computing circuitry. IEEE Trans. VLSI 12 (Nov.), 1214--1220.

[18]

Dwyer C., Cheung, M., and Sorin, D. J. 2004. Semi-Empirical spice models for carbon nanotube FET logic. In Proceedings of the 4th IEEE Conference on Nanotechnology (Aug.).

[19]

Dwyer, C., Johri, V., Patwardhan, J. P., Lebeck, A. R., and Sorin, D. J. 2004. Design tools for self-assembling nanoscale technology. Institute of Physics Nanotech. 15, 9 (Sept.).

[20]

Dwyer, C., Poulton, J., Taylor, R., and Vicci, L. 2004d. DNA self-assembled parallel computer architectures. Nanotech. 1688--1694.

[21]

Dwyer, C., Park, S. H., LaBean, T., and Lebeck, A. 2005. The design and fabrication of a fully addressable 8-tile DNA lattice. In Foundations of Nanoscience: Self-Assembled Architectures and Devices. 187--191.

[22]

Fortes, J. B. 2003. Future challenges in vlsi system design. In Proceedings of the IEEE Computer Society Annual Symposium on VLSI (Feb.), 5--7.

[23]

Fountain, T. J., Duff, M. J. B., Crawley, D. G., Tomlinson, C. D., and Moffat, C. D. 1998. The use of nanoelectronic devices in highly-parallel computing systems. IEEE Transactions on VLSI Systems 6, 1, 31--38.

[24]

Fuhrer, M. S., Nygard, J., Shih, L., Forero, M., Yoon, Y.-G., Mazzoni, M. S. C., Choi, H. J., Ihm, J., Louie, S. G., Zettle, A., and McEuen, P. L. 2001. Crossed nanotube junctions. Science 288 (Apr.), 494--497.

[25]

Gayasen, A., Vijaykrishnan, N., and Irwin, M. J. 2005. Exploring technology alternatives for nano-scale FPGA interconnects. In Proceedings of the 42nd Annual Design Automation Conference (DAC-2005), (June).

[26]

Glass, C. J. and Ni, L. M. 1992. The turn model for adaptive routing. In Proceedings of the 19th Annual International Symposium on Computer Architecture (May), 278--287.

[27]

Goldstein, S. C. and Budiu, M. 2001. Nanofabrics: Spatial computing using molecular electronics. In Proceedings of the 28th Annual International Symposium on Computer Architecture (July), 178--191.

[28]

Han, J. and Jonker, P. 2003. A defect- and fault-tolerant architecture for nanocomputers. Nanotech. 14 (Jan.), 224--230.

[29]

Han, J., Gao, J., Qi, Y., Jonker, P., and Fortes, J. A. B. 2005. Toward hardware-redundant, fault-tolerant logic for nanoelectronics. IEEE Design & Test of Computers 22, 4 (Apr.), 328--339.

[30]

Hazani, M., Hennrich, F., Kappes, M., Naaman, R. N., Peled, D., Sidorov, V., and Shvarts, D. 2004. DNA-mediated self-assembly of carbon nanotube-based electronic devices. Chemical Physics Letters 391, 389--392.

[31]

Heath, J. R., Kuekes, P. J., Snider, G. S., and Williams, R. S. 1998. A defect-tolerant computer architecture: Opportunities for nanotechnology. Science. 280 (June), 1716--1721.

[32]

Huang, Y., Duan, X., Cui, Y., Lauhon, L. J., Kim, K.-H., and Lieber, C. M. 2001. Logic gates and computation from assembled nanowire building blocks. Science 294 (Nov.), 1313--1317.

[33]

Intanagonwiwat, C., Govindan, R., and Estrin, D. 2000. Directed diffusion: A scalable and robust communication paradigm for sensor networks. Mobile Comput. Networking, 56--67.

[34]

Javey, A., Guo, J., Farmer, D. B., Wang, Q., and Wang, D., 2004. Carbon nanotube field-effect transistors with integrated ohmic contacts and high-K gate dielectrics. Nano Letters 3, 447--450.

[35]

Johnson, D. B. and Maltz, D. A. 1996. Dynamic source routing in ad hoc wireless networks. In Mobile Computing, vol. 353. (Imielinski and Korth, eds.). Kluwer, Amstredam.

[36]

Kim, H.-S. and Smith, J. E. 2002. An instruction set and microarchitecture for instruction level distributed processing. In Proceedings of the 29th Annual International Symposium on Computer Architecture (May).

[37]

Kim, H.-S. and Smith, J. E. 2003. Dynamic binary translation for accumulator-oriented architectures. In Proceedings of the International Symposium on Code Generation and Optimization (CGO) 2003 (Mar.), 25--35.

[38]

Kim, B. M., Brintlinger, T., Cobas, E., Fuhrer, M. S., Zheng, H., Yu Z., Droopad, R., Ramdani, J., and Eisenbeiser, K. 2004. High-performance carbon nanotube transistors on SrTiO3 Si substrates. Applied Physics Letters 84, 11, (Mar.).

[39]

Lavington, S. H. 1978. The manchester Mark 1 and Atlas: A historical perspective. Communications of the ACM 21, 1, 4--12.

[40]

Liu, D., Park, S.-H., Reif, J. H., and LaBean, T. H. 2004. Dna nanotubes self-assembled from TX tiles as templates for conductive nanowires. In Proceedings of the National Academy of Science 101, 3, 717--722.

[41]

Martin, B. R., Dermody, D. J., Reiss, B. D., Fang, M., Lyon, L. A., Natan, M. J., and Mallouk, T. E. 1999. Orthogonal self-assembly on colloidal gold-platinum nanorods. Advanced Materials 11, 12 (Aug.), 1021--1025.

[42]

McEuen, P. L., Fuhrer, M. S., and Park, H. 2002. Single-walled carbon nanotube electronics. IEEE Trans. Nanotech. 1, 1 (Mar.), 78--85.

[43]

Niemier, M. T. and Kogge, P. M. 2001. Exploring and exploiting wire-level pipelining in emerging technologies. In Proceedings of the 28th Annual International Symposium on Computer Architecture, (July), 166--177.

[44]

Niemier, M. T., Ravichandran, R., and Kogge, P. M. 2004. Using circuits and systems-level research to drive nanotechnology. In Proceedings of the IEEE International Conference on Computer Design: VLSI in Computers and Processors (ICCD) (Oct.), 302--309.

[45]

Nikolic, K., Sadek, A., and Forshaw, M. 2002. Fault-tolerant techniques for nanocomputers. Nanotech. 13, 357--362.

[46]

Oskin, M., Chong, F. T., and Chuang, I. 2002. A practical architecture for reliable quantum computers. IEEE Computer (Jan.), 79--87.

[47]

Park, S. H., Pistol, C., Ahn, S. J., Reif, J. H., Lebeck, A. R., Dwyer, C. L., and LaBean, T. H. 2006. Finite-size, fully-addressable DNA tile lattices formed by hierarchical assembly procedures. Angewandte Chemie 45 (Jan.), 735--739.

[48]

Patwardhan, J. P., Dwyer, C., Lebeck, A. R., and Sorin, D. J. 2004. Circuit and system architecture for DNA-guided self-assembly of nanoelectronics. In Foundations of Nanoscience: Self-Assembled Architectures and Devices. 344--358.

[49]

Patwardhan, J. P., Dwyer, C., Lebeck, A. R., and Sorin, D. J. 2005. Evaluating the connectivity of self-assembled networks of nano-scale processing elements. In Proceeding of the IEEE International Workshop on Design and Test of Defect-Tolerant Nanoscale Architectures (NANOARCH '05), (May), 2.1--2.8.

[50]

Schroeder, M. D., Birrell, A. D., Burrows, M., Murray, H., Needham, R. M., Rodeheffer, T. L., Satterthwaite, E. H., and Thacker, C. P. 1991. Autonet: A high-speed, self-configuring local area network using point to point links. IEEE Journal on Selected Areas in Communications 9, 8, (Oct.).

[51]

Seeman, N. C. 1999. Dna engineering and its application to nanotechnology. Trends in Biotech 17, 437--443.

[52]

Skinner, K., Carroll, R. L., Washburn, S., and Dwyer, C. L. 2005. Nanowire transistors, gate electrodes, and their directed self-assembly. In Proceedings of the 72nd Southeastern Section of the American Physical Society (SESAPS) (Nov.).

[53]

Snider, G., Kuekes, P., and Williams, R. S. 2004. CMOS-like logic in defective, nanoscale crossbars. Nanotech. 15, 881--891.

[54]

Stan, M. R., Franzon, P. D., Goldstein, S. C., Lach, J. C., and Ziegler, M. M. 2003. Molecular electronics: From devices and interconnect to circuits and architecture. In Proc. IEEE. 91, (Nov.), 1940--1957.

[55]

Strano, M. S., Dyke, C. A., Usrey, M. L., Barone, P. W., Allen, M. J., Shan, H. W., Kittrell, C., Hauge, R. H., Tour, J. M., and Smalley, R. E. 2003. Electronic structure control of single-walled carbon nanotube functionalization. Science 301 (Sept.), 1519--1522.

[56]

Tans, S. J., Verschueren, A. R. M., and Dekker, C., 1998. Room-temperature transistor based on a single carbon nanotube. Nature 393, 49--52.

[57]

Tennenhouse, D. L. and Wetherall, D. J. 1996. Towards an active network architecture. Computer Communication Review 26, 2.

[58]

Thaker, D. D., Impens, F., Chuang, I. L., Amirtharajah, R., and Chong, F. T. 2005. Recursive tmr: Scaling fault tolerance in the nanoscale era. IEEE Design & Test of Comput. 22, 4 (Apr.), 298--305.

[59]

Tour, J. M. 2000. Molecular electronics. Synthesis and testing of components. Accounts of Chemical Research 33, 11, 791--804.

[60]

Tseng, G. Y. and Ellenbogen, J. C. 2001. Toward nanocomputers. Science 294 (Nov.), 1293--1294.

[61]

Berkel, K. V. and Bink, A. 1996. Single-track handshake signaling with application to micropipelines and handshake circuits. In Procceding of the Seconds International Symposium on Advanced Research in Asynchronous Circuits and Systems. (Mar.), 122--133.

[62]

Wind, S. J., Appenzeller, J., Martel, R., Derycke, V., and Avouris, P. 2002. Vertical scaling of carbon nanotube field-effect transistors using top gate electrodes. Applied Physics Letters 80 (May), 3817--3819.

[63]

Winfree, E., Liu, F., Wenzler, L. A., and Seeman, N. C. 1998. Design and self-assembly of two-dimensional DNA crystals. Nature 394, 539.

[64]

Yan, H., LaBean, T. H., Feng, L., and Reif, J. H. 2003a. Directed nucleation assembly of barcode patterned DNA lattices. Proceedings of the National Academy of Sciences 100, 14 (July), 8103--8108.

[65]

Yan, H., Park, S. H., Finkelstein, G., Reif, J. H., and LaBean, T. H. 2003b. DNA templated self-assembly of protein arrays and highly conductive nanowires. Science 301, 5641 (Sept.), 1882--1884.

[66]

Zheng, M., Jagota, A., Semke, E. D., Diner, B. A., McLean, R. S., Lustig, S. R., Richardson, R. E., and Tassi, N. G. 2003. DNA-assisted dispersion and separation of carbon nanotubes. Nature Materials 2 (May), 338--342.

Cited By

Catania VMineo AMonteleone SPatti D(2014)Distributed topology discovery in self-assembled nano network-on-chipComputers and Electrical Engineering10.1016/j.compeleceng.2014.09.00340:8(292-306)Online publication date: 1-Nov-2014
https://dl.acm.org/doi/10.1016/j.compeleceng.2014.09.003
Teuscher CGulbahce NRohlf TGoudarzi A(2013)Random Dynamical Network Automata for NanoelectronicsIndustrial Engineering10.4018/978-1-4666-1945-6.ch090(1699-1718)Online publication date: 2013
https://doi.org/10.4018/978-1-4666-1945-6.ch090
Catania VMineo AMonteleone SPatti DPalesi MMak TDaneshtalab M(2013)A first effort for a distributed segment-based approach on self-assembled nano networksProceedings of the Sixth International Workshop on Network on Chip Architectures10.1145/2536522.2536532(59-64)Online publication date: 8-Dec-2013
https://dl.acm.org/doi/10.1145/2536522.2536532
Show More Cited By

Index Terms

NANA: A nano-scale active network architecture
1. Computer systems organization
  1. Architectures
    1. Other architectures
2. Hardware

Recommendations

Carbon nanotube field-effect transistors and logic circuits
DAC '02: Proceedings of the 39th annual Design Automation Conference

In this paper, we present recent advances in the understanding of the properties of semiconducting single wall carbon nanotube and in the exploration of their use as field-effect transistors (FETs). Both electrons and holes can be injected in a nanotube ...
Metallic-CNT and Non-uniform CNTs Tolerant Design of CNFET-based Circuits Using Independent N2-Transistor Structures
ISVLSI '11: Proceedings of the 2011 IEEE Computer Society Annual Symposium on VLSI

Carbon Nanotube Field Effect Transistors (CNFETs), consisting of semi conducting Carbon Nanotubes (CNTs), show great promise as extensions to silicon CMOS. However, imperfections related to CNT growth process result in metallic and non-uniform CNTs ...
Assembly and Electrical Characterization of Multiwall Carbon Nanotube Interconnects

We demonstrate a general method to assemble and contact arrays of individual multiwall carbon nanotube (MWCNT) interconnects between electrodes in one batch. We have also collected about 200 resistance measurements to compare four different contact ...

Comments

Information & Contributors

Information

Published In

cover image ACM Journal on Emerging Technologies in Computing Systems

ACM Journal on Emerging Technologies in Computing Systems Volume 2, Issue 1

January 2006

63 pages

ISSN:1550-4832

EISSN:1550-4840

DOI:10.1145/1126257

Issue’s Table of Contents

Copyright © 2006 ACM.

Publisher

Association for Computing Machinery

New York, NY, United States

Journal Family

ACM Journals for the Design of Smart and Connected Systems

Publication History

Published: 01 January 2006

Published in JETC Volume 2, Issue 1

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Author Tags

Qualifiers

Article

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

28
Total Citations
View Citations
1,937
Total Downloads

Downloads (Last 12 months)1
Downloads (Last 6 weeks)1

Reflects downloads up to 05 Jan 2025

Other Metrics

View Author Metrics

Citations

Cited By

Catania VMineo AMonteleone SPatti D(2014)Distributed topology discovery in self-assembled nano network-on-chipComputers and Electrical Engineering10.1016/j.compeleceng.2014.09.00340:8(292-306)Online publication date: 1-Nov-2014
https://dl.acm.org/doi/10.1016/j.compeleceng.2014.09.003
Teuscher CGulbahce NRohlf TGoudarzi A(2013)Random Dynamical Network Automata for NanoelectronicsIndustrial Engineering10.4018/978-1-4666-1945-6.ch090(1699-1718)Online publication date: 2013
https://doi.org/10.4018/978-1-4666-1945-6.ch090
Catania VMineo AMonteleone SPatti DPalesi MMak TDaneshtalab M(2013)A first effort for a distributed segment-based approach on self-assembled nano networksProceedings of the Sixth International Workshop on Network on Chip Architectures10.1145/2536522.2536532(59-64)Online publication date: 8-Dec-2013
https://dl.acm.org/doi/10.1145/2536522.2536532
Macias NDurbeck L(2013)Self-Organizing Computing Systems: Songline ProcessorsAdvances in Applied Self-Organizing Systems10.1007/978-1-4471-5113-5_9(211-262)Online publication date: 2013
https://doi.org/10.1007/978-1-4471-5113-5_9
Teuscher CGulbahce NRohlf TGoudarzi A(2011)Random Dynamical Network Automata for NanoelectronicsTheoretical and Technological Advancements in Nanotechnology and Molecular Computation10.4018/978-1-60960-186-7.ch019(295-314)Online publication date: 2011
https://doi.org/10.4018/978-1-60960-186-7.ch019
Amarnath ATeuscher C(2011)A self-configurable computing architecture for unstructured and unknown reconfigurable fabrics2011 NASA/ESA Conference on Adaptive Hardware and Systems (AHS)10.1109/AHS.2011.5963947(271-278)Online publication date: Jun-2011
https://doi.org/10.1109/AHS.2011.5963947
Bush S(2011)Toward in vivo nanoscale communication networksFrontiers of Computer Science in China10.1007/s11704-011-0116-95:3(316-326)Online publication date: 1-Sep-2011
https://dl.acm.org/doi/10.1007/s11704-011-0116-9
Liu B(2010)Architecture exploration of crossbar-based nanoscale reconfigurable computing platformsNano Communication Networks10.1016/j.nancom.2010.09.0031:3(232-241)Online publication date: Sep-2010
https://doi.org/10.1016/j.nancom.2010.09.003
Liu BWakabayashi K(2009)Reconfigurable double gate carbon nanotube field effect transistor based nanoelectronic architectureProceedings of the 2009 Asia and South Pacific Design Automation Conference10.5555/1509633.1509822(853-858)Online publication date: 19-Jan-2009
https://dl.acm.org/doi/10.5555/1509633.1509822
Teuscher CGulbahce NRohlf T(2009)An Assessment of Random Dynamical Network Automata for NanoelectronicsInternational Journal of Nanotechnology and Molecular Computation10.4018/jnmc.20091209041:4(58-76)Online publication date: 1-Oct-2009
https://doi.org/10.4018/jnmc.2009120904
Show More Cited By

View Options

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Article

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

Media

Figures

Other

Tables

View Issue’s Table of Contents