Article

Free access

Fine-grain parallelism with minimal hardware support: a compiler-controlled threaded abstract machine

Authors:

John WawrzynekAuthors Info & Claims

ASPLOS IV: Proceedings of the fourth international conference on Architectural support for programming languages and operating systems

Pages 164 - 175

https://doi.org/10.1145/106972.106990

Published: 01 April 1991 Publication History

PDF eReader

References

[1]

A . Agarwal, B. Lira, D. Kranz, and J. Kubiatowicz. APRIL: A Processor Architecture for Multiprocessing. In Proc. o/the 17th Annual Int. Syrup. on Comp. Arch., pages 104-114, Seattle, Washington, May 1990.

Digital Library

Google Scholar

[2]

Arvind, D. E. Culler, and G. K. Maa. Assessing the Benefits of Fine-Grain Parallelism in Datafiow Programs. The Int. Journal of Supercomputer Applications, 2(3), November 1988.

Google Scholar

[3]

Arvind and K. Ekanadham. Future Scientific Programming on Parallel Machines. Journal o/Parallel and Distributed Computing, 5(5):460-493, October 1988.

Digital Library

Google Scholar

[4]

A rvind and R. A. Iannucci. Two Fundamental Issues in Multiprocessing. In Proc. o/DFVLR- Con/. 1987 on Par. Proc. in Science and Eng., Bonn-Bad Godesberg, I4;. Germany, June 1987.

Digital Library

Google Scholar

[5]

Arvind and R. S. Nikhil. Executing a Program on the MIT Tagged-Token Dataflow Architecture. IEEE Transactions on Computers, 39(3):300-318, March 1990.

Digital Library

Google Scholar

[6]

Arvind, R. S. Nikhil, and K. K. Pingali. I-Structures: Data Structures for Parallel Computing. Technical Report CSG Memo 269, MIT Lab for Comp. Sci., 545 Tech. Square, Cambridge, MA, February 1987. (Also in Proc. o/the Graph Reduction Workshop, Santa Fe, NM. October 1986.).

Digital Library

Google Scholar

[7]

G. Chaitin, M. Auslander, A. Chandra, J. Cocke, M. Hopkins, and P. Markstein. Register Allocation via Coloring. Computer Languages, 6:47-57, 1981.

Digital Library

Google Scholar

[8]

D . E. Culler. Managing Parallelism and Resources in Scientific Datafiow Programs. Technical Report 446, MIT Lab for Comp. Sci., March 1990.

Google Scholar

[9]

D. E. Culler and Arvind. Resource Requirements of Datafiow Programs. In Proc. o/the 15th Annual Int. Syrup. on Comp. Arch., pages 141-150, Hawaii, May 1988.

Digital Library

Google Scholar

[10]

W Dally and et al. Architecture of a Message-Driven Processor. In Proc. o/the lJth Annual Int. Syrup. on Comp. Arch., pages 189-196, June 1987.

Digital Library

Google Scholar

[11]

V. G. Grafe, G. S. Davidson, J. E. Hoch, and V. P. Holmes. The Epsilon Datafiow Processor. In Proc. of the 16th Annual Int. Syrnp. on Cornp. Arch., 1989.

Digital Library

Google Scholar

[12]

V. G. Grafe and J. E. Hoch. The Epsilon-2 Hybrid Datafiow Architecture. In Proc. of Compcon90, pages 88-93, March 1990.

Google Scholar

[13]

J. Curd, C.C. Kirkham, and I. Watson. The Manchester Prototype Datafiow Computer. Communications of the Association for Computing Machinery, 28(1):34- 52, Jt~nu~ry 1985.

Digital Library

Google Scholar

[14]

R. H. Halstead, Jr. and T. Fujita. MASA: a Multithreaded Processor Architecture for Parallel Symbolic Computing. In Proc. of the 15th Int. Syrup. on Comp. Arch., pages 443-451, 1988.

Digital Library

Google Scholar

[15]

K. Hiraki, K. Nishida, S. Sekiguchi, and T. Shimada. Maintaincnce Architecture and its LSI Implementation of a Datafiow Computer with a Large Number of Processors. In Proc. of the 1986 Int. Conf. on Par. Proc., pag es 584-591, 1986.

Google Scholar

[16]

R. A. Iannucci. Toward a Datafiow/von Neumann Hybrid Architecture. In Proc. 15th Int. Syrup. on Comp. Arch., pages 131-140, 1988.

Digital Library

Google Scholar

[17]

H. F. Jordan. Performance Measurement on HEP -- A Pipelined MIMD Computer. In Proc. of the l Oth Annual Int. Syrup. on Comp. Arch., Stockholm, Sweden, June 1983.

Digital Library

Google Scholar

[18]

R. H. Halstead Jr. Multilisp: A Language for Concurrent Symbolic Computation. A CM Transactions on Programming Languages and Systems, 7(4):501-538, October 1985.

Digital Library

Google Scholar

[19]

D. Lenoski, J. Laudon, K. Gharachorloo, A. Gupta, and J. Hennessy. The Directory-Based Cache Coherence Protocol for the DASH Multiprocessor. In Proc. of the 17th Annual Int. Syrup. on Comp. Arch., pages 148-159, Sealttle, Washington, May 1990.

Digital Library

Google Scholar

[20]

R. S. Nikhil. Id (Version 88.0) Reference Manual. Technical Report CSG Memo 284, MIT Lab for Comp. Sci., 545 Tech. Square, Cambridge, MA, March 1988.

Google Scholar

[21]

R. S. Nikhil and Arvind. Can Dataflow Subsume von Neumann Computing? In Proc. of the 16th Annual Int. Syrup. on Comp. Arch., Jerusalem, Israel, May 1989.

Digital Library

Google Scholar

[22]

G. M. Papadopoulos and D. E. Culler. Monsoon: an Explicit Token-Store Architecture. in Proc. o/the 17th Annual Int. Syrup. on Comp. Arch., 1990.

Digital Library

Google Scholar

[23]

C. A. Ruggiero. Throttle Mechanisms .for the Manchester Data~ow Machine. PhD thesis, University of Manchester, Manchester M13 9PL, England, July 1987.

Digital Library

Google Scholar

[24]

R. Saavedra-Barrerra, D. E. CuRer, and T. von Eicken. Analysis of Multithreaded Architectures for Parallel Computing. In Proceedings o/the ~nd Annual Syrup. on Par. Algorithms and Arch., July 1990.

Digital Library

Google Scholar

[25]

S. Sakai, Y. Yamaguchi, K. Hiraki, Y. Kodama, and T. Yuba. An Architecture of a Datafiow Single Chip Processor. In Proc. o/ the 16th Annual Int. Syrup. on Comp. Arch., pages 46-53, Jerusalem, Israel, June 1989.

Digital Library

Google Scholar

[26]

B. Smith. Keynote address. 17th Annum Int. Symp. on Comp. Arch., June 1990.

Google Scholar

[27]

M. R. Thistle and B. J. Smith. A Processor Architecture for Horizon. In Proc. o/Supercomputing '88, pages 35-41, Orlando, FL, 1988.

Digital Library

Google Scholar

[28]

K. R. Traub. Sequential Implementation of Lenient Programming Languages. Technical Report TR-417, MIT Lab for Comp. Sci., 545 Tech. Square, Cambridge, MA, September 1988. (PhD Thesis, Dept. of EECS, MIT).

Google Scholar

[29]

W. Weber and A. Gupta. Exploring the Benefits of Multiple Hardware Contexts in a Multiprocessor Architecture: Preliminary Results. In Proc. of the 16th Int. Syrup. on Comp. Arch., pages 273-280, Jerusalem, Israel, May 1989.

Digital Library

Google Scholar

Cited By

View all

Liu MBaumann ACrooks NSchwarzkopf M(2023)Fabric-Centric ComputingProceedings of the 19th Workshop on Hot Topics in Operating Systems10.1145/3593856.3595907(118-126)Online publication date: 22-Jun-2023
https://dl.acm.org/doi/10.1145/3593856.3595907
Ghosh SCuevas MCampanoni SDinda PCuicchi CQualters IKramer W(2020)Compiler-based timing for extremely fine-grain preemptive parallelismProceedings of the International Conference for High Performance Computing, Networking, Storage and Analysis10.5555/3433701.3433771(1-15)Online publication date: 9-Nov-2020
https://dl.acm.org/doi/10.5555/3433701.3433771
Ghosh SCuevas MCampanoni SDinda P(2020)Compiler-Based Timing For Extremely Fine-Grain Preemptive ParallelismSC20: International Conference for High Performance Computing, Networking, Storage and Analysis10.1109/SC41405.2020.00057(1-15)Online publication date: Nov-2020
https://doi.org/10.1109/SC41405.2020.00057
Show More Cited By

Index Terms

Fine-grain parallelism with minimal hardware support: a compiler-controlled threaded abstract machine
1. Computer systems organization
  1. Architectures
    1. Parallel architectures
      1. Multiple instruction, multiple data
      2. Very long instruction word
    2. Serial architectures
      1. Complex instruction set computing
      2. Reduced instruction set computing
2. Software and its engineering
  1. Software notations and tools
    1. Compilers
  2. Software organization and properties
    1. Contextual software domains
      1. Operating systems
        Process management
        Concurrency control

Recommendations

Enhancing instruction level parallelism through compiler-controlled speculation
Fine-grain parallelism with minimal hardware support: a compiler-controlled threaded abstract machine
Proceedings of the 4th international conference on architectural support for programming languages and operating systems
Exploiting fine-grain thread level parallelism on the MIT multi-ALU processor
ISCA '98: Proceedings of the 25th annual international symposium on Computer architecture

Much of the improvement in computer performance over the last twenty years has come from faster transistors and architectural advances that increase parallelism. Historically, parallelism has been exploited either at the instruction level with a grain-...

Comments

Information & Contributors

Information

Published In

ASPLOS IV: Proceedings of the fourth international conference on Architectural support for programming languages and operating systems

April 1991

320 pages

ISBN:0897913809

DOI:10.1145/106972

Chairman:
David A. Patterson
Univ. of California, Berkeley
,
General Chair:
Bob Rau

ACM SIGARCH Computer Architecture News Volume 19, Issue 2
Apr. 1991
305 pages
ISSN:0163-5964
DOI:10.1145/106975
Editor:
David A. Patterson
Univ. of California, Berkeley
Issue’s Table of Contents
ACM SIGOPS Operating Systems Review Volume 25, Issue Special Issue
Proceedings of the 4th international conference on architectural support for programming languages and operating systems
Apr. 1991
305 pages
ISSN:0163-5980
DOI:10.1145/106974
Editor:
David A. Patterson
Univ. of California, Berkeley
Issue’s Table of Contents
ACM SIGPLAN Notices Volume 26, Issue 4
Special issue of a journal and a proceedings
Apr. 1991
305 pages
ISSN:0362-1340
EISSN:1558-1160
DOI:10.1145/106973
Editor:
David A. Patterson
Univ. of California, Berkeley
Issue’s Table of Contents

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 01 April 1991

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Qualifiers

Article

Conference

ASPLOS91

Sponsor:

ASPLOS91: 4th Int'l Conference on Architecture Support for Programming Languages & Operating Systems

April 8 - 11, 1991

California, Santa Clara, USA

Acceptance Rates

Overall Acceptance Rate 535 of 2,713 submissions, 20%

Upcoming Conference

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

230
Total Citations
View Citations
1,607
Total Downloads

Downloads (Last 12 months)244
Downloads (Last 6 weeks)39

Reflects downloads up to 24 Dec 2024

Other Metrics

View Author Metrics

Citations

Cited By

View all

Liu MBaumann ACrooks NSchwarzkopf M(2023)Fabric-Centric ComputingProceedings of the 19th Workshop on Hot Topics in Operating Systems10.1145/3593856.3595907(118-126)Online publication date: 22-Jun-2023
https://dl.acm.org/doi/10.1145/3593856.3595907
Ghosh SCuevas MCampanoni SDinda PCuicchi CQualters IKramer W(2020)Compiler-based timing for extremely fine-grain preemptive parallelismProceedings of the International Conference for High Performance Computing, Networking, Storage and Analysis10.5555/3433701.3433771(1-15)Online publication date: 9-Nov-2020
https://dl.acm.org/doi/10.5555/3433701.3433771
Ghosh SCuevas MCampanoni SDinda P(2020)Compiler-Based Timing For Extremely Fine-Grain Preemptive ParallelismSC20: International Conference for High Performance Computing, Networking, Storage and Analysis10.1109/SC41405.2020.00057(1-15)Online publication date: Nov-2020
https://doi.org/10.1109/SC41405.2020.00057
Sharifian AHojabr RRahimi NLiu SGuha ANowatzki TShriraman A(2019)μIR -An intermediate representation for transforming and optimizing the microarchitecture of application acceleratorsProceedings of the 52nd Annual IEEE/ACM International Symposium on Microarchitecture10.1145/3352460.3358292(940-953)Online publication date: 12-Oct-2019
https://dl.acm.org/doi/10.1145/3352460.3358292
Hum HMaquelin OTheobald KTian XGao GHendren L(2016)A Study of the EARTH-MANNA Multithreaded SystemInternational Journal of Parallel Programming10.1007/BF0335675324:4(319-348)Online publication date: 26-May-2016
https://doi.org/10.1007/BF03356753
Tseng HTullsen D(2014)CDTT: Compiler-generated data-triggered threads2014 IEEE 20th International Symposium on High Performance Computer Architecture (HPCA)10.1109/HPCA.2014.6835973(650-661)Online publication date: Feb-2014
https://doi.org/10.1109/HPCA.2014.6835973
Tseng HTullsen D(2012)Software data-triggered threadsACM SIGPLAN Notices10.1145/2398857.238466847:10(703-716)Online publication date: 19-Oct-2012
https://dl.acm.org/doi/10.1145/2398857.2384668
Tseng HTullsen DLeavens GDwyer M(2012)Software data-triggered threadsProceedings of the ACM international conference on Object oriented programming systems languages and applications10.1145/2384616.2384668(703-716)Online publication date: 19-Oct-2012
https://dl.acm.org/doi/10.1145/2384616.2384668
Gupta VTovar ELakshmanan KRajkumar R(2012)Inter-application redundancy elimination in Wireless Sensor Networks with compiler-assisted scheduling7th IEEE International Symposium on Industrial Embedded Systems (SIES'12)10.1109/SIES.2012.6356576(112-119)Online publication date: Jun-2012
https://doi.org/10.1109/SIES.2012.6356576
Poss RLankamp MYang QFu Jvan Tol MJesshope C(2012)Apple-COREProceedings of the 2012 15th Euromicro Conference on Digital System Design10.1109/DSD.2012.25(501-508)Online publication date: 5-Sep-2012
https://dl.acm.org/doi/10.1109/DSD.2012.25
Show More Cited By

View Options

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Cited By

Index Terms

Recommendations

Enhancing instruction level parallelism through compiler-controlled speculation

Fine-grain parallelism with minimal hardware support: a compiler-controlled threaded abstract machine

Exploiting fine-grain thread level parallelism on the MIT multi-ALU processor