article

On the area and energy scalability of wireless network-on-chip: a model-based benchmarked design space exploration

Editor: R. Srikant Authors:

Mario Iannazzo,

Mario Nemirovsky,

Albert Cabellos-Aparicio,

Eduard AlarcónAuthors Info & Claims

IEEE/ACM Transactions on Networking (TON), Volume 23, Issue 5

Pages 1501 - 1513

https://doi.org/10.1109/TNET.2014.2332271

Published: 01 October 2015 Publication History

Abstract

Networks-on-chip (NoCs) are emerging as the way to interconnect the processing cores and the memory within a chip multiprocessor. As recent years have seen a significant increase in the number of cores per chip, it is crucial to guarantee the scalability of NoCs in order to avoid communication to become the next performance bottleneck in multicore processors. Among other alternatives, the concept of wireless network-on-chip (WNoC) has been proposed, wherein on-chip antennas would provide native broadcast capabilities leading to enhanced network performance. Since energy consumption and chip area are the two primary constraints, this work is aimed to explore the area and energy implications of scaling a WNoC in terms of: 1) the number of cores within the chip, and 2) the capacity of each link in the network. To this end, an integral design space exploration is performed, covering implementation aspects (area and energy), communication aspects (link capacity), and network-level considerations (number of cores and network architecture). The study is entirely based upon analytical models, which will allow to benchmark the WNoC scalability against a baseline NoC. Eventually, this investigation will provide qualitative and quantitative guidelines for the design of future transceivers for wireless on-chip communication.

References

[1]

W. Dally and B. Towles, "Route packets, not wires: On-chip interconnection networks," in Proc. 38th IEEE Design Autom. Conf., 2001, pp. 684-689.

[2]

L. Benini and G. De Micheli, "Networks on chips: A new SoC paradigm," Computer, vol. 35, no. 1, pp. 70-78, 2002.

[3]

T. Bjerregaard and S. Mahadevan, "A survey of research and practices of network-on-chip," Comput. Surveys, vol. 38, no. 1, pp. 1-51, Jun. 2006.

[4]

D. A. B. Miller, "Device requirements for optical interconnects to silicon chips," Proc. IEEE, vol. 97, no. 7, pp. 1166-1185, Jul. 2009.

[5]

A. W. Topol et al., "Three-dimensional integrated circuits," IBM J. Res. Dev., vol. 50, no. 4, pp. 491-506, Jul. 2006.

[6]

B. S. Feero and P. P. Pande, "Networks-on-chip in a three-dimensional environment: A performance evaluation," IEEE Trans. Comput., vol. 58, no. 1, pp. 32-45, Jan. 2009.

[7]

E. Socher and M.-C. F. Chang, "Can RF help CMOS processors?," IEEE Commun. Mag., vol. 45, no. 8, pp. 104-111, Aug. 2007.

[8]

R. G. Beausoleil, P. J. Kuekes, G. S. Snider, S.-Y. Wang, and R. S. Williams, "Nanoelectronic and nanophotonic interconnect," Proc. IEEE, vol. 96, no. 2, pp. 230-247, Feb. 2008.

[9]

D. Vantrease et al., "Corona: System implications of emerging nanophotonic technology," Comput. Archit. News, vol. 36, no. 3, pp. 153-164, 2008.

[10]

N. Kirman and J. F. Martínez, "A power-efficient all-optical on-chip interconnect using wavelength-based oblivious routing,"ACM SIGPLAN Notices, vol. 45, no. 3, pp. 15-28, 2010.

[11]

M.-C. F. Chang, E. Socher, S.-W. Tam, J. Cong, and G. Reinman, "RF interconnects for communications on-chip," in Proc. ISPD, 2008, p. 78.

[12]

A. Shacham, K. Bergman, and L. P. Carloni, "Photonic networks-on-chip for future generations of chip multiprocessors," IEEE Trans. Comput., vol. 57, no. 9, pp. 1246-1260, Sep. 2008.

[13]

K. K. O et al., "On-chip antennas in silicon ICs and their application," IEEE Trans. Electron Devices, vol. 52, no. 7, pp. 1312-1323, 2005.

[14]

S. Abadal, E. Alarcón, M. C. Lemme, M. Nemirovsky, and A. Cabellos-Aparicio, "Graphene-enabled wireless communication for massive multicore architectures," IEEE Commun. Mag., vol. 51, no. 11, pp. 137-143, Nov. 2013.

[15]

S. Deb, A. Ganguly, P. P. Pande, B. Belzer, and D. Heo, "Wireless NoC as interconnection backbone for multicore chips : Promises and challenges," IEEE J. Emerg. Sel. Topics Circuits Syst., vol. 2, no. 2, pp. 228-239, Jun. 2012.

[16]

A. Kahng, B. Li, L. Peh, and K. Samadi, "Orion 2.0: A fast and accurate noc power and area model for early-stage design space exploration," in Proc. Design, Autom. Test Eur., 2009, pp. 423-428.

[17]

N. E. Jerger, L.-S. Peh, and M. Lipasti, "Virtual circuit tree multicasting: A case for on-chip hardware multicast support," in Proc. Int. Symp. Comput. Archit., Jun. 2008, pp. 229-240.

[18]

M. Lodde, J. Flich, and M. E. Acacio, "Heterogeneous NoC design for efficient broadcast-based coherence protocol support," in Proc. IEEE/ACM 6th Int. Symp. Networks-on-Chip, May 2012, pp. 59-66.

[19]

T. Krishna, L. Peh, B. Beckmann, and S. K. Reinhardt, "Towards the ideal on-chip fabric for 1-to-many and many-to-1 communication," in Proc. 44th Annu. IEEE/ACM MICRO, 2011, vol. 2, pp. 71-82.

[20]

S. Rodrigo, J. Flich, J. Duato, and M. Hummel, "Efficient unicast and multicast support for CMPs," in Proc. 41st IEEE/ACM Int. Symp. Microarchit., Nov. 2008, pp. 364-375.

[21]

F. A. Samman, T. Hollstein, and M. Glesner, "Multicast parallel pipeline router architecture for network-on-chip," in Proc. DATE, 2008, pp. 1396-1401.

[22]

R. Manevich, I. Walter, I. Cidon, and A. Kolodny, "Best of both worlds: A bus enhanced NoC (BENoC)," in Proc. 3rd ACM/IEEE Int. Symp. Networks-on-Chip, 2009, pp. 173-182.

[23]

J. Chan, G. Hendry, A. Biberman, K. Bergman, and L. P. Carloni, "PhoenixSim: A simulator for physical-layer analysis of chip-scale photonic interconnection networks," in Proc. DATE, 2010, pp. 691-696.

[24]

G. Kurian et al., "ATAC: A 1000-core cache-coherent processor with on-chip optical network," in Proc. PACT, 2010, pp. 477-488.

[25]

W.-H. Chen et al., "A 6-Gb/s wireless inter-chip data link using 43-GHz transceivers and bond-wire antennas," IEEE J. Solid-State Circuits, vol. 44, no. 10, pp. 2711-2721, Oct. 2009.

[26]

H. Wang, M.-H. Hung, Y.-C. Yeh, and J. Lee, "A 60-GHz FSK transceiver with automatically-calibrated demodulator in 90-nm CMOS," in Proc. IEEE VLSIC, 2010, pp. 95-96.

[27]

K. Kawasaki et al., "A millimeter-wave intra-connect solution," IEEE J. Solid-State Circuits, vol. 45, no. 12, pp. 2655-2666, Dec. 2010.

[28]

X. Yu et al., "A wideband body-enabled millimeter-wave transceiver for wireless network-on-chip," in Proc. 54th IEEE MWSCAS, Aug. 2011, pp. 1-4.

[29]

K. Okada, K. Kondou, M. Miyahara, M. Shinagawa, and H. Asada, "Full four-channel 6.3-Gb/s 60-GHz CMOS TRX with low-power analog and digital baseband circuitry," IEEE J. Solid-State Circuits, vol. 48, no. 1, pp. 46-65, Jan. 2013.

[30]

S. Kawai et al., "Direct-conversion transceiver in 65-nm CMOS," in Proc. IEEE RFIC, 2013, no. 1, pp. 137-140.

[31]

Y. P. Zhang, Z. M. Chen, and M. Sun, "Propagation mechanisms of radio waves over intra-chip channels with integrated antennas: Frequency-domain measurements and time-domain analysis," IEEE Trans. Antennas Propag., vol. 55, no. 10, pp. 2900-2906, Oct. 2007.

[32]

P. Nenzi, F. Tripaldi, V. Varlamava, F. Palma, and M. Balucani, "On-chip THz 3D antennas," in Proc. 62nd IEEE ECTC, 2012, pp. 102-108.

[33]

A. Ganguly et al., "Scalable hybrid wireless network-on-chip architectures for multi-core systems," IEEE Trans. Comput., vol. 60, no. 10, pp. 1485-1502, Oct. 2010.

[34]

C. Wang, W.-H. Hu, and N. Bagherzadeh, "A wireless network-on-chip design for multicore platforms," in Proc. 19th Int. Euromicro Conf. Parallel, Distrib. Netw.-Based Process., Feb. 2011, pp. 409-416.

[35]

S.-B. Lee et al., "A scalable micro wireless interconnect structure for CMPs," in Proc. ACM MobiCom, 2009, p. 217.

[36]

D. Matolak et al., "Wireless networks-on-chips: Architecture, wireless channel, and devices," IEEE Wireless Commun., vol. 19, no. 5, pp. 58-65, Oct. 2012.

[37]

S. Sankaran et al., "Towards terahertz operation of CMOS," in Proc. Int. Solid-State Circuits Conf., 2009, pp. 202-204.

[38]

E. Seok, D. Shim, and C. Mao, "Progress and challenges towards tera-hertz CMOS integrated circuits," IEEE J. Solid-State Circuits, vol. 45, no. 8, pp. 1554-1564, Aug. 2010.

[39]

I. Llatser et al., "Graphene-based nano-patch antenna for terahertz radiation," Photon. Nanostruct., Fund. Appl., vol. 10, no. 4, pp. 353-358, 2012.

[40]

J. M. Jornet and I. F. Akyildiz, "Graphene-based plasmonic nano-antenna for terahertz band communication in nanonetworks," IEEE J. Sel. Areas Commun., vol. 31, no. 12, pp. 685-694, Dec. 2013.

[41]

N. Ono et al., "135 GHz 98 mW 10 Gbps ASK transmitter and receiver chipset in 40 nm CMOS," in Proc. IEEE VLSIC, 2012, pp. 50-51.

[42]

E. Laskin, P. Chevalier, B. Sautreuil, and S. Voinigescu, "A 140-GHz double-sideband transceiver with amplitude and frequency modulation operating over a few meters," in Proc. IEEE BCTM, 2009, pp. 178-181.

[43]

S. Hu et al., "A SiGe BiCMOS TX/RX chipset with on-chip SIW antennas for Terahertz applications," IEEE J. Solid-State Circuits, vol. 47, no. 11, pp. 2654-2664, Nov. 2012.

[44]

J.-D. Park, S. Kang, S. Thyagarajan, E. Alon, and A. Niknejad, "A 260 GHz fully integrated CMOS transceiver for wireless chip-to-chip communication," in Proc. IEEE VLSIC, 2012, pp. 48-49.

[45]

B. Khamaisi, S. Jameson, E. Socher, and S. Member, "A 210 227 GHz transmitter with integrated on-chip antenna in 90 nm CMOS technology," IEEE Trans. Terahertz Sci. Technol., vol. 3, no. 2, pp. 141-150, Mar. 2013.

[46]

A. Lisauskas, S. Boppel, M. Mundt, V. Krozer, and H. G. Roskos, "Subharmonic mixing with field-effect transistors: Theory and experiment at 639 GHz high above fT," IEEE Sensors J., vol. 13, no. 1, pp. 124-132, Jan. 2013.

[47]

R. Han and E. Afshari, "A high-power broadband passive terahertz frequency doubler in CMOS," IEEE Trans. Microw. Theory Tech., vol. 61, no. 3, pp. 1150-1160, Mar. 2013.

[48]

F. Golcuk, O. D. Gurbuz, and G. M. Rebeiz, "A 0.390.44 THz 2×4 amplifier-quadrupler array with peak EIRP of 34 dBm," IEEE Trans. Microw. Theory Tech., vol. 61, no. 12, pp. 4483-4491, Dec. 2013.

[49]

H. Rucker, B. Heinemann, and A. Fox, "Half-terahertz SiGe BiCMOS technology," in Proc. 12th IEEE SiRF, 2012, pp. 133-136.

[50]

E. Öjefors, J. Grzyb, B. Heinemann, B. Tillack, and U. R. Pfeiffer, "A 820 GHz SiGe chipset for terahertz active imaging applications," in Proc. IEEE ISSCC, 2011, pp. 224-225.

[51]

R. A. Hadi, J. Grzyb, B. Heinemann, and U. R. Pfeiffer, "A terahertz detector array in a SiGe HBT technology," IEEE J. Solid-State Circuits, vol. 48, no. 9, pp. 2002-2010, Sep. 2013.

[52]

U. R. Pfeiffer, J. Grzyb, H. Sherry, A. Cathelin, and A. Kaiser, "Toward low-NEP room-temperature THz MOSFET direct detectors in CMOS technology," in Proc. 38th IRMMW-THz, Sep. 2013, pp. 1-2.

[53]

T. Abe, Y. Yuan, H. Ishikuro, and T. Kuroda, "A 2 Gb/s 150 mW UWB direct-conversion coherent transceiver with IQ-switching carrier recovery scheme," in Proc. IEEE ISSCC, 2012, pp. 442-444.

[54]

S. Koenig et al., "Wireless sub-THz communication system with high data rate," Nature Photon., vol. 7, no. 12, pp. 977-981, Oct. 2013.

[55]

L. Zhou et al., "A 2 Gbps RF-correlation-based impulseradio UWB transceiver front-end in 130 nm CMOS," in Proc. IEEE RFIC, 2009, pp. 65-68.

[56]

I. Sarkas et al., "An 18-Gb/s, direct QPSK modulation SiGe BiCMOS transceiver for last mile links in the 7080 GHz band," IEEE J. Solid-State Circuits, vol. 45, no. 10, pp. 1968-1980, Oct. 2010.

[57]

C. Wagner, H.-P. Forstner, G. Haider, A. Stelzer, and H. Jager, "A 79-GHz radar transceiver with switchable TX and LO feedthrough in SiGe," in Proc. Bipolar/BiCMOS Circuits Technol. Meeting, 2008, pp. 105-108.

[58]

I. Sarkas, J. Hasch, A. Balteanu, and S. Voinigescu, "A fundamental frequency 120-GHz SiGe BiCMOS distance sensor with integrated antenna," IEEE Trans. Microw. Theory Tech., vol. 60, no. 3, pp. 795-812, Mar. 2012.

[59]

Y. Zhao, E. Ojefors, K. Aufinger, T. Meister, and U. Pfeiffer, "A 160-GHz subharmonic transmitter and receiver chipset in an SiGe HBT technology," IEEE Trans. Microw. Theory Tech., vol. 60, no. 10, pp. 3286-3299, Oct. 2012.

[60]

S. Abadal et al., "Area and laser power scalability analysis in photonic networks-on-chip," in Proc. 17th ONDM, 2013, pp. 131-136.

[61]

J. Gorisse, D. Morche, and J. Jantunen, "Wireless transceivers for gigabit-per-second communications," in Proc. 10th IEEE Int. NEWCAS Conf., Jun. 2012, pp. 545-548.

[62]

C. Chen and A. Joshi, "Runtime management of laser power in silicon-photonic multibus NoC architecture," IEEE J. Sel. Topics Quantum Electron., vol. 19, no. 2, p. 3700713, Mar.-Apr. 2013.

[63]

J. Ahn et al., "Devices and architectures for photonic chip-scale integration," Appl. Phys. A, vol. 95, no. 4, pp. 989-997, Feb. 2009.

[64]

J. Cardenas, C. Poitras, and J. Robinson, "Low loss etchless silicon photonic waveguides," Opt. Exp., vol. 17, no. 6, pp. 4752-4757, 2009.

[65]

A. K. Geim and K. S. Novoselov, "The rise of graphene," Nature Mater., vol. 6, no. 3, pp. 183-191, Mar. 2007.

[66]

Y. Wu et al., "State-of-the-art graphene high-frequency electronics.," Nano Lett., vol. 12, no. 6, pp. 3062-3067, Jun. 2012.

[67]

Y. Wu, D. B. Farmer, F. Xia, and P. Avouris, "Graphene electronics: Materials, devices, and circuits," Proc. IEEE, vol. 101, no. 7, pp. 1620-1637, Jul. 2013.

[68]

S.-J. Han, A. V. Garcia, S. Oida, K. A. Jenkins, and W. Haensch, "Graphene radio frequency receiver integrated circuit," Nature Commun., vol. 5, p. 3086, 2014.

[69]

D. Zhao and Y. Wang, "SD-MAC: Design and synthesis of a hardware-efficient collision-free QoS-aware MAC protocol for wireless network-on-chip," IEEE Trans. Comput., vol. 57, no. 9, pp. 1230-1245, Sep. 2008.

Cited By

Petrov VKurner THosako I(2020)IEEE 802.15.3d: First Standardization Efforts for Sub-Terahertz Band Communications toward 6GIEEE Communications Magazine10.1109/MCOM.001.200027358:11(28-33)Online publication date: 24-Nov-2020
https://dl.acm.org/doi/10.1109/MCOM.001.2000273
Fernando VFranques AAbadal SMisailovic STorrellas JBahar IHerlihy MWitchel ELebeck A(2019)ReplicaProceedings of the Twenty-Fourth International Conference on Architectural Support for Programming Languages and Operating Systems10.1145/3297858.3304033(849-863)Online publication date: 4-Apr-2019
https://dl.acm.org/doi/10.1145/3297858.3304033
Catania VMineo AMonteleone SPalesi MPatti D(2017)Improving Energy Efficiency in Wireless Network-on-Chip ArchitecturesACM Journal on Emerging Technologies in Computing Systems10.1145/313880714:1(1-24)Online publication date: 3-Nov-2017
https://dl.acm.org/doi/10.1145/3138807
Show More Cited By

Index Terms

On the area and energy scalability of wireless network-on-chip: a model-based benchmarked design space exploration
1. Hardware
  1. Communication hardware, interfaces and storage
  2. Integrated circuits
    1. Interconnect
2. Networks
  1. Network types
    1. Mobile networks
    2. Wireless access networks

Recommendations

Design and Analysis of a Mesh-based Wireless Network-on-Chip
PDP '12: Proceedings of the 2012 20th Euromicro International Conference on Parallel, Distributed and Network-based Processing

Network-on-chip (NoC) architecture is regarded as a solution for future on-chip interconnects. However, the performance advantages of conventional NoC architectures are limited by the long latency and high power consumption due to multi-hop long ...
Hierarchical approach for hybrid wireless Network-on-chip in many-core era

Due to high latency and high power consumption in long hops between operational cores of Network-on-Chips (NoCs), the performance of such architectures has been limited. Billions of transistors available on a single chip present opportunities for new ...
Design and analysis of a mesh-based wireless network-on-chip

Network-on-chip (NoC) architecture is regarded as a solution for future on-chip interconnects. However, the performance advantages of conventional NoC architectures are limited by the long latency and high power consumption due to multi-hop long-...

Comments

Information & Contributors

Information

Published In

cover image IEEE/ACM Transactions on Networking

IEEE/ACM Transactions on Networking Volume 23, Issue 5

October 2015

331 pages

ISSN:1063-6692

Editor:
R. Srikant
Dept. Elect. & Comput. Eng., Univ. Illinois at Urbana-Champaign, Urbana, IL

Issue’s Table of Contents

Publisher

IEEE Press

Publication History

Published: 01 October 2015

Accepted: 12 June 2014

Revised: 21 February 2014

Received: 19 September 2013

Published in TON Volume 23, Issue 5

Author Tags

Qualifiers

Article

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

5
Total Citations
View Citations
134
Total Downloads

Downloads (Last 12 months)2
Downloads (Last 6 weeks)0

Reflects downloads up to 06 Jan 2025

Other Metrics

View Author Metrics

Citations

Cited By

Petrov VKurner THosako I(2020)IEEE 802.15.3d: First Standardization Efforts for Sub-Terahertz Band Communications toward 6GIEEE Communications Magazine10.1109/MCOM.001.200027358:11(28-33)Online publication date: 24-Nov-2020
https://dl.acm.org/doi/10.1109/MCOM.001.2000273
Fernando VFranques AAbadal SMisailovic STorrellas JBahar IHerlihy MWitchel ELebeck A(2019)ReplicaProceedings of the Twenty-Fourth International Conference on Architectural Support for Programming Languages and Operating Systems10.1145/3297858.3304033(849-863)Online publication date: 4-Apr-2019
https://dl.acm.org/doi/10.1145/3297858.3304033
Catania VMineo AMonteleone SPalesi MPatti D(2017)Improving Energy Efficiency in Wireless Network-on-Chip ArchitecturesACM Journal on Emerging Technologies in Computing Systems10.1145/313880714:1(1-24)Online publication date: 3-Nov-2017
https://dl.acm.org/doi/10.1145/3138807
Catania VMineo AMonteleone SPalesi MPatti D(2016)Cycle-Accurate Network on Chip Simulation with NoximACM Transactions on Modeling and Computer Simulation10.1145/295387827:1(1-25)Online publication date: 16-Aug-2016
https://dl.acm.org/doi/10.1145/2953878
Mineo APalesi MAscia GCatania V(2016)Runtime Tunable Transmitting Power Technique in mm-Wave WiNoC ArchitecturesIEEE Transactions on Very Large Scale Integration (VLSI) Systems10.1109/TVLSI.2015.244927524:4(1535-1545)Online publication date: 1-Apr-2016
https://dl.acm.org/doi/10.1109/TVLSI.2015.2449275

View Options

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Article

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

Media

Figures

Other

Tables

View Issue’s Table of Contents