skip to main content
research-article

Skewed-Load Tests for Transition and Stuck-at Faults

Published: 01 October 2019 Publication History

Abstract

Test generation procedures target a variety of fault models in order to produce test sets that are effective for defect detection. This paper considers the likely scenario where two-cycle skewed-load tests are generated to detect single transition faults, and the test set is complemented with tests for single stuck-at faults that are not detected by the transition fault test set. For this scenario, this paper makes several unique observations that can be utilized to produce a single compact test set that consists only of two-cycle skewed-load tests for both fault models. The first observation is that a single-cycle test for a stuck-at fault can be transformed into a skewed-load test that is guaranteed to detect the stuck-at fault without performing logic or fault simulation. The second observation is that skewed-load tests, which are transformed from single-cycle tests for stuck-at faults, sometimes detect more transition and stuck-at faults than tests that were generated for transition faults. The third observation is that a static test compaction procedure, which is based on the modification and removal of tests, is effective in this context because it allows tests for stuck-at faults to detect more transition faults and vice versa. This paper describes a test compaction procedure based on these observations and presents experimental results for benchmark circuits to demonstrate the effectiveness of the procedure.

References

[1]
L. N. Reddy, I. Pomeranz, and S. M. Reddy, “COMPACTEST-II: A method to generate compact two-pattern test sets for combinational logic circuits,” in Proc. Int. Conf. Comput.-Aided Design, 1992, pp. 568–574.
[2]
R. Desineni, K. N. Dwarkanath, and R. D. Blanton, “Universal test generation using fault tuples,” in Proc. Int. Test Conf., 2000, pp. 812–819.
[3]
S. M. Reddyet al., “A unified fault model and test generation procedure for interconnect opens and bridges,” in Proc. Eur. Test Symp., 2005, pp. 22–27.
[4]
S. Goel and R. A. Parekhji, “Choosing the right mix of at-speed structural test patterns: Comparisons in pattern volume reduction and fault detection efficiency,” in Proc. Asian Test Symp., 2005, pp. 330–336.
[5]
S. Alampally, R. T. Venkatesh, P. Shanmugasundaram, R. A. Parekhji, and V. D. Agrawal, “An efficient test data reduction technique through dynamic pattern mixing across multiple fault models,” in Proc. VLSI Test Symp., 2011, pp. 285–290.
[6]
C.-H. Wu and K.-J. Lee, “Transformation of multiple fault models to a unified model for ATPG efficiency enhancement,” in Proc. Int. Test Conf., 2016, pp. 1–10.
[7]
J. Savir and S. Patil, “Scan-based transition test,” IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 12, no. 8, pp. 1232–1241, Aug. 1993.
[8]
J. Savir and S. Patil, “Broad-side delay test,” IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 13, no. 8, pp. 1057–1064, Aug. 1994.
[9]
I. Pomeranz, “Static test compaction for scan circuits by using restoration to modify and remove tests,” IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 33, no. 12, pp. 1955–1964, Dec. 2014.
[10]
N. Ahmed, M. Tehranipoor, C. P. Ravikumar, and K. M. Butler, “Local at-speed scan enable generation for transition fault testing using low-cost testers,” IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 26, no. 5, pp. 896–905, May 2007.
[11]
G. Xu and A. D. Singh, “Scan cell design for launch-on-shift delay tests with slow scan enable,” IET Comput. Digit. Techn., vol. 1, no. 3, pp. 213–219, May 2007.
[12]
I. Pomeranz, “Static test compaction for delay fault test sets consisting of broadside and skewed-load tests,” in Proc. VLSI Test Symp., 2011, pp. 84–89.
[13]
I. Pomeranz and S. M. Reddy, “Forming N-detection test sets from one-detection test sets without test generation,” in Proc. Int. Test Conf., Nov. 2005, pp. 527–535.

Cited By

View all

Index Terms

  1. Skewed-Load Tests for Transition and Stuck-at Faults
          Index terms have been assigned to the content through auto-classification.

          Recommendations

          Comments

          Information & Contributors

          Information

          Published In

          cover image IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
          IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems  Volume 38, Issue 10
          Oct. 2019
          194 pages

          Publisher

          IEEE Press

          Publication History

          Published: 01 October 2019

          Qualifiers

          • Research-article

          Contributors

          Other Metrics

          Bibliometrics & Citations

          Bibliometrics

          Article Metrics

          • Downloads (Last 12 months)0
          • Downloads (Last 6 weeks)0
          Reflects downloads up to 08 Feb 2025

          Other Metrics

          Citations

          Cited By

          View all

          View Options

          View options

          Figures

          Tables

          Media

          Share

          Share

          Share this Publication link

          Share on social media