The Larrabee many-core visual computing architecture uses multiple in-order x86 cores augmented by wide vector processor units, together with some fixed-function logic. This increases the architecture's programmability as compared to standard GPUs. The article describes the Larrabee architecture, a software renderer optimized for it, and other highly parallel applications. The article analyzes performance through scalability studies based on real-world workloads. DOI of original article is available at: http://doi.acm.org/10.1145/1399504.1360617

Cited By

View all

Tine BSaxena VSrivatsan SSimpson JAlzammar FCooper LKim HAamodt TJerger NSwift M(2023)Skybox: Open-Source Graphic Rendering on Programmable RISC-V GPUsProceedings of the 28th ACM International Conference on Architectural Support for Programming Languages and Operating Systems, Volume 310.1145/3582016.3582024(616-630)Online publication date: 25-Mar-2023
https://dl.acm.org/doi/10.1145/3582016.3582024
Kim MBaek N(2021)A 3D graphics rendering pipeline implementation based on the openCL massively parallel processingThe Journal of Supercomputing10.1007/s11227-020-03581-877:7(7351-7367)Online publication date: 1-Jul-2021
https://dl.acm.org/doi/10.1007/s11227-020-03581-8
Stanic MPalomar OHayes TRatkovic ICristal AUnsal OValero M(2017)An Integrated Vector-Scalar Design on an In-Order ARM CoreACM Transactions on Architecture and Code Optimization10.1145/307561814:2(1-26)Online publication date: 26-May-2017
https://dl.acm.org/doi/10.1145/3075618
Show More Cited By

Index Terms

Larrabee: A Many-Core x86 Architecture for Visual Computing
1. Computer systems organization
  1. Architectures
    1. Parallel architectures
      1. Single instruction, multiple data
2. Computing methodologies
  1. Computer graphics
    1. Graphics systems and interfaces
      1. Graphics processors
  2. Parallel computing methodologies

Recommendations

Larrabee: a many-core x86 architecture for visual computing

This paper presents a many-core visual computing architecture code named Larrabee, a new software rendering pipeline, a manycore programming model, and performance analysis for several applications. Larrabee uses multiple in-order x86 CPU cores that are ...
Larrabee: a many-core Intel® architecture for visual computing
CF '09: Proceedings of the 6th ACM conference on Computing frontiers

The ample supply of transistors provided by advancements in process technology, combined with the increased difficultly to exploit single thread performance, moved the industry to populate several cores on a single die. This talk presents Larrabee -- ...
Mapping High-Fidelity Volume Rendering for Medical Imaging to CPU, GPU and Many-Core Architectures

Medical volumetric imaging requires high fidelity, high performance rendering algorithms. We motivate and analyze new volumetric rendering algorithms that are suited to modern parallel processing architectures. First, we describe the three major ...

Comments

Information & Contributors

Information

Published In

IEEE Micro Volume 29, Issue 1

January 2009

145 pages

ISSN:0272-1732

Issue’s Table of Contents

Publisher

IEEE Computer Society Press

Washington, DC, United States

Publication History

Published: 01 January 2009

Author Tags

Qualifiers

Research-article

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

23
Total Citations
View Citations
0
Total Downloads

Downloads (Last 12 months)0
Downloads (Last 6 weeks)0

Reflects downloads up to 06 Jan 2025

Other Metrics

View Author Metrics

Citations

Cited By

View all

Tine BSaxena VSrivatsan SSimpson JAlzammar FCooper LKim HAamodt TJerger NSwift M(2023)Skybox: Open-Source Graphic Rendering on Programmable RISC-V GPUsProceedings of the 28th ACM International Conference on Architectural Support for Programming Languages and Operating Systems, Volume 310.1145/3582016.3582024(616-630)Online publication date: 25-Mar-2023
https://dl.acm.org/doi/10.1145/3582016.3582024
Kim MBaek N(2021)A 3D graphics rendering pipeline implementation based on the openCL massively parallel processingThe Journal of Supercomputing10.1007/s11227-020-03581-877:7(7351-7367)Online publication date: 1-Jul-2021
https://dl.acm.org/doi/10.1007/s11227-020-03581-8
Stanic MPalomar OHayes TRatkovic ICristal AUnsal OValero M(2017)An Integrated Vector-Scalar Design on an In-Order ARM CoreACM Transactions on Architecture and Code Optimization10.1145/307561814:2(1-26)Online publication date: 26-May-2017
https://dl.acm.org/doi/10.1145/3075618
Khan MShafique MHenkel JNebel WAtienza D(2015)Power-efficient accelerator allocation in adaptive dark silicon many-core systemsProceedings of the 2015 Design, Automation & Test in Europe Conference & Exhibition10.5555/2755753.2757025(916-919)Online publication date: 9-Mar-2015
https://dl.acm.org/doi/10.5555/2755753.2757025
Rucci EGarcía CBotella GDe Giusti ANaiouf MPrieto-Matías M(2015)An energy-aware performance analysis of SWIMMConcurrency and Computation: Practice & Experience10.1002/cpe.359827:18(5517-5537)Online publication date: 25-Dec-2015
https://dl.acm.org/doi/10.1002/cpe.3598
Cong JGhodrat MGill MGrigorian BReinman G(2014)Architecture Support for Domain-Specific Accelerator-Rich CMPsACM Transactions on Embedded Computing Systems10.1145/258466413:4s(1-26)Online publication date: 1-Apr-2014
https://dl.acm.org/doi/10.1145/2584664
Lee YGrover VKrashinsky RStephenson MKeckler SAsanović KFlautner KWenisch TOzer EFerdman M(2014)Exploring the Design Space of SPMD Divergence Management on Data-Parallel ArchitecturesProceedings of the 47th Annual IEEE/ACM International Symposium on Microarchitecture10.1109/MICRO.2014.48(101-113)Online publication date: 13-Dec-2014
https://dl.acm.org/doi/10.1109/MICRO.2014.48
Cong JGhodrat MGill MGrigorian BHuang HReinman GChou PHuang RXie YKarnik T(2013)Composable accelerator-rich microprocessor enhanced for adaptivity and longevityProceedings of the 2013 International Symposium on Low Power Electronics and Design10.5555/2648668.2648744(305-310)Online publication date: 4-Sep-2013
https://dl.acm.org/doi/10.5555/2648668.2648744
Tsai WLan YHu YChen S(2012)Networks on chips: structure and design methodologiesJournal of Electrical and Computer Engineering10.1155/2012/5094652012(2-2)Online publication date: 1-Jan-2012
https://dl.acm.org/doi/10.1155/2012/509465
Cong JGhodrat MGill MGrigorian BReinman GShanbhag NPoncino MChou PAmerasekera A(2012)CHARMProceedings of the 2012 ACM/IEEE international symposium on Low power electronics and design10.1145/2333660.2333747(379-384)Online publication date: 30-Jul-2012
https://dl.acm.org/doi/10.1145/2333660.2333747
Show More Cited By

Abstract

Cited By

Index Terms

Recommendations

Larrabee: a many-core x86 architecture for visual computing

Larrabee: a many-core Intel® architecture for visual computing

Mapping High-Fidelity Volume Rendering for Medical Imaging to CPU, GPU and Many-Core Architectures

Comments

Information

Published In

Publisher

Publication History

Author Tags

Qualifiers

Contributors

Other Metrics

Bibliometrics

Article Metrics

Other Metrics

Citations

Cited By

View options

Figures

Other

Share

Share this Publication link

Share on social media

Affiliations