skip to main content
10.1109/DSD.2013.39guideproceedingsArticle/Chapter ViewAbstractPublication PagesConference Proceedingsacm-pubtype
Article

The TERAFLUX Project: Exploiting the DataFlow Paradigm in Next Generation Teradevices

Published: 04 September 2013 Publication History

Abstract

Thanks to the improvements in semiconductor technologies, extreme-scale systems such as teradevices (i.e., composed by 1000 billion of transistors) will enable systems with 1000+ general purpose cores per chip, probably by 2020. Three major challenges have been identified: programmability, manageable architecture design, and reliability. TERAFLUX is a Future and Emerging Technology (FET) large-scale project funded by the European Union, which addresses such challenges at once by leveraging the dataflow principles. This paper describes the project and provides an overview of the research carried out by the TERAFLUX consortium.

Cited By

View all

Recommendations

Comments

Information & Contributors

Information

Published In

cover image Guide Proceedings
DSD '13: Proceedings of the 2013 Euromicro Conference on Digital System Design
September 2013
938 pages
ISBN:9781479929788

Publisher

IEEE Computer Society

United States

Publication History

Published: 04 September 2013

Author Tags

  1. architecture
  2. compilation
  3. dataflow
  4. exascale computing
  5. many-cores
  6. multi-cores
  7. programming model
  8. reliability
  9. simulation

Qualifiers

  • Article

Contributors

Other Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

  • Downloads (Last 12 months)0
  • Downloads (Last 6 weeks)0
Reflects downloads up to 20 Jan 2025

Other Metrics

Citations

Cited By

View all

View Options

View options

Media

Figures

Other

Tables

Share

Share

Share this Publication link

Share on social media