research-article

Directory-Based Cache Coherence in Large-Scale Multiprocessors

Authors:

David Chaiken,

Craig Fields,

Kiyoshi Kurihara,

Anant AgarwalAuthors Info & Claims

Computer, Volume 23, Issue 6

Pages 49 - 58

https://doi.org/10.1109/2.55500

Published: 01 June 1990 Publication History

Publisher Site

Abstract

The usefulness of shared-data caches in large-scale multiprocessors, the relative merits of different coherence schemes, and system-level methods for improving directory efficiency are addressed. The research presented is part of an effort to build a high-performance, large-scale multiprocessor. The various classes of cache directory schemes are described, and a method of measuring cache coherence is presented. The various directory schemes are analyzed, and ways of improving the performance of directories are considered. It is found that the best solutions to the cache-coherence problem result from a synergy between a multiprocessor's software and hardware components.

References

[1]

1. J.R. Goodman, "Using Cache Memory to Reduce Processor-Memory Traffic," Proc. 10th Ann. Symp. Computer Architecture, June 1983, pp. 124-131.

Crossref

Google Scholar

[2]

2. L.M. Censier and P. Feautrier, "A New Solution to Coherence Problems in Multicache Systems," IEEE Trans. Computers, Vol. C-27, No. 12, Dec. 1978, pp. 1,112- 1,118.

Google Scholar

[3]

3. A. Agarwal et al., "An Evaluation of Directory Schemes for Cache Coherence," Proc. 15th Int'l Symp. Computer Architecture, CS Press, Los Alamitos, Calif. Order No. 861, June 1988, pp. 280-289.

Crossref

Google Scholar

[4]

4. D.V. James et al., "New Directions in Scalable Shared Memory Multiprocessor Architectures: Scalable Coherent Interface," Computer, June 1990, Vol. 23, No. 6, pp. 74-77.

Crossref

Google Scholar

[5]

5. L. Lamport, "How to Make a Multiprocessor Computer that Correctly Executes Multiprocess Programs," IEEE Trans. Computers , Vol. C-28, No. 9, Sept. 1979, pp. 690-691.

Google Scholar

[6]

6. J. Archibald and J.-L. Baer, "Cache-Coherence Protocols: Evaluation Using a Multiprocessor Simulation Model," ACM Trans. Computer Systems, Vol. 4, No. 4, Nov. 1986, pp. 273-298.

Digital Library

Google Scholar

[7]

7. D. Kranz, R. Halstead, and E. Mohr, "Mul-T: A High-Performance Parallel Lisp," Proc. SIGPlan 89, Conf. Programming Languages Design and Implemenation, June 1989, pp. 81-90.

Crossref

Google Scholar

[8]

8. W.-D. Weber and A. Gupta, "Analysis of Cache Invalidation Patterns in Multiprocessors," Third Int'l Conf. Architectural Support for Programming Languages and Operating Systems (ASPLOS III), CS Press, Los Alamitos, Calif. Order No. 1936, Apr. 1989, pp. 243-256.

Crossref

Google Scholar

[9]

9. S.J. Eggers and R.H. Katz, "The Effect of Sharing on the Cache and Bus Performance of Parallel Programs," Third Int'l Conf. Architectural Support for Programming Languages and Operating Systems (ASPLOS III), CS Press, Los Alamitos, Calif. Order No. 1936, Apr. 1989, pp. 257- 270.

Crossref

Google Scholar

[10]

10. J.H. Patel, "Analysis of Multiprocessors with Private Cache Memories," IEEE Trans. Computers, Vol. C-31, No. 4, Apr. 1982, pp. 296-304.

Google Scholar

[11]

11. C.P. Kruskal and M. Snir, "The Performance of Multistage Interconnection Networks for Multiprocessors," IEEE Trans. Computers, Vol. C-32, No. 12, Dec. 1983 pp. 1,091-1,098.

Google Scholar

[12]

12. P.-C. Yew, N.-F. Tzeng, and D.H. Lawrie, "Distributing Hot-Spot Addressing in Large-Scale Multiprocessors," IEEE Trans. Computers, Vol. C-36, No. 4, Apr. 1987, pp. 388-395.

Crossref

Google Scholar

Cited By

View all

Fujiki D(2023)MVC: Enabling Fully Coherent Multi-Data-Views through the Memory Hierarchy with Processing in MemoryProceedings of the 56th Annual IEEE/ACM International Symposium on Microarchitecture10.1145/3613424.3623784(800-814)Online publication date: 28-Oct-2023
https://dl.acm.org/doi/10.1145/3613424.3623784
Butcher NKogge P(2021)Exploring Strategies to Improve Locality Across Many-Core AffinitiesEuro-Par 2021: Parallel Processing Workshops10.1007/978-3-031-06156-1_3(29-40)Online publication date: 30-Aug-2021
https://dl.acm.org/doi/10.1007/978-3-031-06156-1_3
Joshi AVollala SBegum BRamasubramanian N(2016)Performance Analysis of Cache Coherence Protocols for Multi-core ArchitecturesProceedings of the International Conference on Advances in Information Communication Technology & Computing10.1145/2979779.2979801(1-7)Online publication date: 12-Aug-2016
https://dl.acm.org/doi/10.1145/2979779.2979801
Show More Cited By

Index Terms

Directory-Based Cache Coherence in Large-Scale Multiprocessors

Recommendations

Two economical directory schemes for large-scale cache coherent multiprocessors

Cache coherence problem is a major issue in the design of shared-memory multiprocessors. As the number of processors grows, traditional bus-based snoopy schemes for cache coherence are no longer adequate. Instead, the directory-based scheme is a ...
A hierarchical directory scheme for large-scale cache-coherent multiprocessors
Effective cache prefetching on bus-based multiprocessors

Compiler-directed cache prefetching has the potential to hide much of the high memory latency seen by current and future high-performance processors. However, prefetching is not without costs, particularly on a shared-memory multiprocessor. Prefetching ...

Comments

Information & Contributors

Information

Published In

Computer Volume 23, Issue 6

June 1990

118 pages

ISSN:0018-9162

Editor:
Bruce D. Shriver
Univ. of Southwestern Louisana, Lafayette

Issue’s Table of Contents

Publisher

IEEE Computer Society Press

Washington, DC, United States

Publication History

Published: 01 June 1990

Qualifiers

Research-article

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

70
Total Citations
View Citations
0
Total Downloads

Downloads (Last 12 months)0
Downloads (Last 6 weeks)0

Reflects downloads up to 21 Jan 2025

Other Metrics

View Author Metrics

Citations

Cited By

View all

Fujiki D(2023)MVC: Enabling Fully Coherent Multi-Data-Views through the Memory Hierarchy with Processing in MemoryProceedings of the 56th Annual IEEE/ACM International Symposium on Microarchitecture10.1145/3613424.3623784(800-814)Online publication date: 28-Oct-2023
https://dl.acm.org/doi/10.1145/3613424.3623784
Butcher NKogge P(2021)Exploring Strategies to Improve Locality Across Many-Core AffinitiesEuro-Par 2021: Parallel Processing Workshops10.1007/978-3-031-06156-1_3(29-40)Online publication date: 30-Aug-2021
https://dl.acm.org/doi/10.1007/978-3-031-06156-1_3
Joshi AVollala SBegum BRamasubramanian N(2016)Performance Analysis of Cache Coherence Protocols for Multi-core ArchitecturesProceedings of the International Conference on Advances in Information Communication Technology & Computing10.1145/2979779.2979801(1-7)Online publication date: 12-Aug-2016
https://dl.acm.org/doi/10.1145/2979779.2979801
Yu XLiu HZou EDevadas SZaks AMendelson BRauchwerger LHwu W(2016)Tardis 2.0Proceedings of the 2016 International Conference on Parallel Architectures and Compilation10.1145/2967938.2967942(261-274)Online publication date: 11-Sep-2016
https://dl.acm.org/doi/10.1145/2967938.2967942
Sharma GBusch C(2015)A load balanced directory for distributed shared memory objectsJournal of Parallel and Distributed Computing10.1016/j.jpdc.2015.02.00278:C(6-24)Online publication date: 1-Apr-2015
https://dl.acm.org/doi/10.1016/j.jpdc.2015.02.002
Jaeger JCarribault PPérache M(2015)Fine-grain data management directory for OpenMP 4.0 and OpenACCConcurrency and Computation: Practice & Experience10.1002/cpe.335227:6(1528-1539)Online publication date: 25-Apr-2015
https://dl.acm.org/doi/10.1002/cpe.3352
Vora KKoduru SGupta R(2014)ASPIREACM SIGPLAN Notices10.1145/2714064.266022749:10(861-878)Online publication date: 15-Oct-2014
https://dl.acm.org/doi/10.1145/2714064.2660227
Vora KKoduru SGupta RBlack AMillstein T(2014)ASPIREProceedings of the 2014 ACM International Conference on Object Oriented Programming Systems Languages & Applications10.1145/2660193.2660227(861-878)Online publication date: 15-Oct-2014
https://dl.acm.org/doi/10.1145/2660193.2660227
Subramaniam SSteely SHasenplaugh WJaleel ABeckmann CFossum TEmer J(2013)Using in-flight chains to build a scalable cache coherence protocolACM Transactions on Architecture and Code Optimization10.1145/2541228.254123510:4(1-24)Online publication date: 1-Dec-2013
https://dl.acm.org/doi/10.1145/2541228.2541235
Yan ZJiang HTan YFeng D(2013)An integrated pseudo-associativity and relaxed-order approach to hardware transactional memoryACM Transactions on Architecture and Code Optimization10.1145/2400682.24007019:4(1-26)Online publication date: 20-Jan-2013
https://dl.acm.org/doi/10.1145/2400682.2400701
Show More Cited By

Abstract

References

Cited By

Index Terms

Recommendations

Two economical directory schemes for large-scale cache coherent multiprocessors

A hierarchical directory scheme for large-scale cache-coherent multiprocessors

Effective cache prefetching on bus-based multiprocessors

Comments

Information

Published In

Publisher

Publication History

Qualifiers

Contributors

Other Metrics

Bibliometrics

Article Metrics

Other Metrics

Citations

Cited By

View options

Figures

Other

Share

Share this Publication link

Share on social media

Affiliations