skip to main content
10.1007/11513988_4guideproceedingsArticle/Chapter ViewAbstractPublication PagesConference Proceedingsacm-pubtype
Article

SMT-COMP: satisfiability modulo theories competition

Published: 06 July 2005 Publication History

Abstract

Decision procedures for checking satisfiability of logical formulas are crucial for many verification applications (e.g., [2,6,3]). Of particular recent interest are solvers for Satisfiability Modulo Theories (SMT). SMT solvers decide logical satisfiability (or dually, validity) with respect to a background theory in classical first-order logic with equality. Background theories useful for verification are supported, like equality and uninterpreted functions (EUF), real or integer arithmetic, and theories of bitvectors and arrays. Input formulas are often syntactically restricted; for example, to be quantifier-free or to involve only difference constraints. Some solvers support a combination of theories, or quantifiers.

References

[1]
D. Le Berre and L. Simon. The essentials of the SAT 2003 competition. In Sixth International Conference on Theory and Applications of Satisfiability Testing, volume 2919 of LNCS, pages 452-467. Springer-Verlag, 2003.
[2]
H. Jin, H. Han, and F. Somenzi. Efficient Conflict Analysis for Finding All Satisfying Assignments of a Boolean Circuit. In L. Zuck and N. Halbwachs, editors, 11th International Conference on Tools and Algorithms for the Construction and Analysis of Systems, 2005.
[3]
S. Lerner, T. Millstein, and C. Chambers. Automatically Proving the Correctness of Compiler Optimizations. In R. Gupta, editor, In ACM SIGPLAN Conference on Programming Language Design and Implementation, 2003. received best paper award.
[4]
F.J. Pelletier, G. Sutcliffe, and C.B. Suttner. The Development of CASC. AI Communications, 15(2-3):79-90, 2002.
[5]
Silvio Ranise and Cesare Tinelli. The SMT-LIB standard, version 1.1, 2005. Available from the "Documents" section of http://combination.cs.uiowa.edu/smtlib.
[6]
M. Velev and R. Bryant. Effective Use of Boolean Satisfiability Procedures in the Formal Verification of Superscalar and VLIW Microprocessors. Journal of Symbolic Computation, 35(2):73-106, February 2003.
[7]
H. Zantema, 2005. personal communication.

Cited By

View all

Recommendations

Comments

Information & Contributors

Information

Published In

cover image Guide Proceedings
CAV'05: Proceedings of the 17th international conference on Computer Aided Verification
July 2005
564 pages
ISBN:3540272313

Sponsors

  • Jasper Design Automation: Jasper Design Automation
  • Weizmann Institute: Weizmann Institute
  • Microsoft: Microsoft
  • Intel: Intel
  • IBM: IBM

Publisher

Springer-Verlag

Berlin, Heidelberg

Publication History

Published: 06 July 2005

Qualifiers

  • Article

Contributors

Other Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

  • Downloads (Last 12 months)0
  • Downloads (Last 6 weeks)0
Reflects downloads up to 06 Jan 2025

Other Metrics

Citations

Cited By

View all

View Options

View options

Media

Figures

Other

Tables

Share

Share

Share this Publication link

Share on social media