Dynamic single-rail self-timed logic structures for power efficient synchronous pipelined designs
Abstract
References
Index Terms
- Dynamic single-rail self-timed logic structures for power efficient synchronous pipelined designs
Recommendations
Self-timed divider based on RSD number system
The authors propose a divider structure that combines a novel self timed ring structure and a carry-propagation-free division algorithm. The self-timed ring structure enables the divider to compute at a speed comparable to that of previously designed ...
Dynamic differential self-timed logic families for robust and low-power security ICs
This paper describes two new dynamic differential self-timed logic families that can be used either to implement low-power security components or low-power high-speed self-timed circuits. Electrical simulations in 0.13@mm partially depleted (PD) SOI ...
High performance low power CMOS dynamic logic for arithmetic circuits
This paper presents the design of high performance and low power arithmetic circuits using a new CMOS dynamic logic family, and analyzes its sensitivity against technology parameters for practical applications. The proposed dynamic logic family allows ...
Comments
Information & Contributors
Information
Published In
- General Chair:
- Mircea Stan,
- Program Chairs:
- David Garrett,
- Kazuo Nakajima
Sponsors
Publisher
Association for Computing Machinery
New York, NY, United States
Publication History
Check for updates
Author Tags
Qualifiers
- Article
Conference
Acceptance Rates
Upcoming Conference
- Sponsor:
- sigda
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- 0Total Citations
- 295Total Downloads
- Downloads (Last 12 months)0
- Downloads (Last 6 weeks)0
Other Metrics
Citations
View Options
Login options
Check if you have access through your login credentials or your institution to get full access on this article.
Sign in