Timing constraint specification and synthesis in behavioral VHDL | IEEE Conference Publication | IEEE Xplore