research-article

ReChannel: Describing and simulating reconfigurable hardware in systemC

Authors:

Philipp A. Hartmann,

Joachim K. AnlaufAuthors Info & Claims

ACM Transactions on Design Automation of Electronic Systems (TODAES), Volume 13, Issue 1

Article No.: 15, Pages 1 - 18

https://doi.org/10.1145/1297666.1297681

Published: 06 February 2008 Publication History

Abstract

With the ongoing integration of (dynamic) reconfiguration into current system models, new methodologies and tools are needed to help the designer during the development process. This article introduces a language extension for SystemC along with a design methodology for describing and simulating dynamically reconfigurable systems at all levels of abstraction. The presented library provides maximum freedom of description of reconfiguration behavior and its control, while featuring simulation of runtime configuration, removal, and exchange of custom modules as well as third-party IP-cores during the complete architecture refinement process. When designing at RT-level, the resulting hardware description can easily be synthesized by standard synthesis tools.

References

[1]

Adriatic Consortium. 2002. Advanced methodolgy for designing reconfigurable SoC and application-targeted IP-entities in wireless communications webpage. http://www.imec.be/adriatic.

[2]

Bellows, P. and Hutchings, B. 1998. JHDL---An HDL for Reconfigurable Systems. In Proceedings of the FCCM IEEE Symposium on FPGAs for Custom Computing Machines, 175.

Digital Library

[3]

Benkhermi, I., Benkhelifa, A., Chillet, D., Pillement, S., Prévotet, J.-C., and Verdier, F. 2005. System-Level modelling for reconfigurable SoCs. In the 20th Conference on Design of Circuits and Integrated Systems (DCIS), Lisboa, Portugal.

[4]

Bouldin, D. 2005. Enabling killer applications of reconfigurable systems: Ersa keynote and introduction. In Proceedings of the Engineering of Reconfigurable System and Algorithm (ERSA), T. P. Plaks, ed. CSREA Press, 7--16.

[5]

De Brito, A. V., Melcher, E. U. K., and Rosas, W. 2006. An open-source tool for simulation of partially reconfigurable systems using SystemC. In Proceedings of the IEEE Computer Society Annual Symposium on Emerging VLSI Technologies and Architectures (ISVLSI), 434--435.

Digital Library

[6]

Compton, K. and Hauck, S. 2002. Reconfigurable computing: A survey of systems and software. ACM Comput. Surv. 34, 2.

Digital Library

[7]

Grimpe, E. and Oppenheimer, F. 2002. Aspects of object oriented hardware modelling with SystemC-Plus. In System on Chip Design Languages. Extended Papers: Best of FDL'01 and HDLCon'01. Kluwer Academic, 213--223.

[8]

Hartmann, P. A. and Anlauf, J. K. 2004. On actors and objects---OOP in system level design. In the Forum on Specification and Design Languages (FDL), Lille, France.

[9]

IEEE Standards Association. 2005. IEEE Std. 1666--2005 Open SystemC Language Reference Manual. IEEE Press.

[10]

Lysaght, P. and Stockwood, J. 1996. A simulation tool for dynamically reconfigurable field programmable gate arrays. IEEE Trans. Very Large Scale Integr. Syst. 4, 3, 381--390.

Digital Library

[11]

Open SystemC Initiative. 1999. OSCI webpage. http://www.systemc.org/home.

[12]

Pelkonen, A., Masselos, K., and Cupak, M. 2003. System-level modeling of dynamically reconfigurable hardware with SystemC. In Proceedings of the International Symposium on Parallel and Distributed Processing, Reconfigurable Architecturs Workshop.

Digital Library

[13]

Raabe, A., Bartyzel, B., Anlauf, J. K., and Zachmann, G. 2005. Hardware accelerated collision detection---An architecture and simulation results. In the Design Automation and Test in Euro Conference and Expo (DATE), Munich, Germany.

Digital Library

[14]

Raabe, A., Hochgürtel, S., Zachmann, G., and Anlauf, J. K. 2006a. Hardware-Accelerated collision detection using bounded-error fixed-point arithmetic. In Proceedings of the 14the International Conference in Central Europe on Computer Graphics, Visualization and Computer Vision, 17--24.

[15]

Raabe, A., Hochgürtel, S., Zachmann, G., and Anlauf, J. K. 2006b. Space-Efficient fpga-accelerated collision detection for virtual prototyping. In the Design Automation and Test in Euro Conference and Expo (DATE), Munich, Germany.

Digital Library

[16]

Schallenberg, A., Oppenheimer, F., and Nebel, W. 2004. Designing for dynamic partially reconfigurable FPGAs with SystemC and OSSS. In the Forum on Specification and Design Languages, Lille, France.

[17]

Tiensyrja, K., Qu, Y., Zhang, Y., Miroslav, C., Rynders, L., Vanmeerbeeck, G., Masselos, K., Potamianos, K., and Pettisalo, M. 2004. Systemc and Ocapi-XL based system-level design for reconfigurable systems-on-chip. In the Forum on Design Languages (FDL).

[18]

Tredennick, N. and Shimamoto, B. 2003. The rise of reconfigurable systems. In Engineering of Reconfigurable Systems and Algorithms, T. P. Plaks, ed. CSREA Press, 3--12.

[19]

Wolf, W. 2003. A decade of hardware/software codesign. Comput. 36, 4, 38--43.

Digital Library

Cited By

Haase JCharaf NGroß AGöhringer D(2024)NC-Library: Expanding SystemC Capabilities for Nested reConfigurable Hardware ModellingACM Transactions on Reconfigurable Technology and Systems10.1145/366200117:3(1-29)Online publication date: 1-Jul-2024
https://dl.acm.org/doi/10.1145/3662001
Ahmed IMohieldin AMostafa H(2020)Functional Verification of Dynamic Partial Reconfiguration for Software-Defined RadioJournal of Circuits, Systems and Computers10.1142/S0218126621500420Online publication date: 2-Jun-2020
https://doi.org/10.1142/S0218126621500420
Ahmed IMostafa HMohieldin A(2018)On the Functional Verification of Dynamic Partial Reconfiguration2018 IEEE 61st International Midwest Symposium on Circuits and Systems (MWSCAS)10.1109/MWSCAS.2018.8624012(1126-1129)Online publication date: Aug-2018
https://doi.org/10.1109/MWSCAS.2018.8624012
Show More Cited By

Index Terms

ReChannel: Describing and simulating reconfigurable hardware in systemC
1. Hardware
  1. Electronic design automation
    1. Hardware description languages and compilation
  2. Hardware validation
    1. Functional verification
      1. Simulation and emulation

Recommendations

Implementing an OFDM Receiver on the RaPiD Reconfigurable Architecture

Field-programmable gate arrays (FPGAs) have become an extremely popular implementation technology for custom hardware because they offer a combination of low cost and very fast turnaround. Because of their in-system reconfigurability, FPGAs have also ...
Self-Reconfigurable Embedded Systems on Low-Cost FPGAs

Hardware acceleration significantly increases the performance of embedded systems built on programmable logic. Allowing a FPGA-based MicroBlaze processor to self-select the coprocessors it uses can help reduce area requirements and increase a system's ...
Configuration Merging in Point-to-Point Networks for Module-Based FPGA Reconfiguration

Partial runtime reconfiguration allows some circuit components to be reconfigured while the remaining circuitry continues to operate. Applications partitioned into modules have the potential to exploit this capability to virtualize hardware by swapping ...

Comments

Information & Contributors

Information

Published In

cover image ACM Transactions on Design Automation of Electronic Systems

ACM Transactions on Design Automation of Electronic Systems Volume 13, Issue 1

January 2008

496 pages

ISSN:1084-4309

EISSN:1557-7309

DOI:10.1145/1297666

Issue’s Table of Contents

Copyright © 2008 ACM.

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Publisher

Association for Computing Machinery

New York, NY, United States

Journal Family

ACM Journals for the Design of Smart and Connected Systems

Publication History

Published: 06 February 2008

Accepted: 01 July 2007

Received: 01 May 2007

Published in TODAES Volume 13, Issue 1

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Author Tags

Qualifiers

Research-article
Research
Refereed

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

43
Total Citations
View Citations
405
Total Downloads

Downloads (Last 12 months)3
Downloads (Last 6 weeks)1

Reflects downloads up to 03 Jan 2025

Other Metrics

View Author Metrics

Citations

Cited By

Haase JCharaf NGroß AGöhringer D(2024)NC-Library: Expanding SystemC Capabilities for Nested reConfigurable Hardware ModellingACM Transactions on Reconfigurable Technology and Systems10.1145/366200117:3(1-29)Online publication date: 1-Jul-2024
https://dl.acm.org/doi/10.1145/3662001
Ahmed IMohieldin AMostafa H(2020)Functional Verification of Dynamic Partial Reconfiguration for Software-Defined RadioJournal of Circuits, Systems and Computers10.1142/S0218126621500420Online publication date: 2-Jun-2020
https://doi.org/10.1142/S0218126621500420
Ahmed IMostafa HMohieldin A(2018)On the Functional Verification of Dynamic Partial Reconfiguration2018 IEEE 61st International Midwest Symposium on Circuits and Systems (MWSCAS)10.1109/MWSCAS.2018.8624012(1126-1129)Online publication date: Aug-2018
https://doi.org/10.1109/MWSCAS.2018.8624012
Ahmed IMostafa HMohieldin A(2018)Automatic Clock Domain Crossing Verification Flow For Dynamic Partial Reconfiguration2018 IEEE 61st International Midwest Symposium on Circuits and Systems (MWSCAS)10.1109/MWSCAS.2018.8623847(1122-1125)Online publication date: Aug-2018
https://doi.org/10.1109/MWSCAS.2018.8623847
Hassan AMostafa HFahmy HIsmail Y(2017)Exploiting the Dynamic Partial Reconfiguration on NoC-Based FPGA2017 New Generation of CAS (NGCAS)10.1109/NGCAS.2017.78(277-280)Online publication date: Sep-2017
https://doi.org/10.1109/NGCAS.2017.78
Suvorova EMatveeva NRabin ARozanov V(2015)System level modeling of dynamic reconfigurable system-on-chipProceedings of the 17th Conference of Open Innovations Association FRUCT10.1109/FRUCT.2015.7117996(222-229)Online publication date: 27-Apr-2015
https://dl.acm.org/doi/10.1109/FRUCT.2015.7117996
Peña XRincon FDondo JCaba JLopez J(2015)Run-Time Partial Reconfiguration Simulation Framework Based on Dynamically Loadable ComponentsApplied Reconfigurable Computing10.1007/978-3-319-16214-0_13(153-164)Online publication date: 31-Mar-2015
https://doi.org/10.1007/978-3-319-16214-0_13
Gong LDiessel O(2014)Simulation-based functional verification of dynamically reconfigurable systemsACM Transactions on Embedded Computing Systems10.1145/256004213:4(1-23)Online publication date: 10-Mar-2014
https://dl.acm.org/doi/10.1145/2560042
Wu IShann JHsu WChung C(2014)Extended Instruction Exploration for Multiple-Issue ArchitecturesACM Transactions on Embedded Computing Systems10.1145/256003913:4(1-28)Online publication date: 10-Mar-2014
https://dl.acm.org/doi/10.1145/2560039
Anjum OAli MPitkänen TNurmi J(2014)Transport triggered architecture to perform carrier synchronization for LTEACM Transactions on Embedded Computing Systems10.1145/256003613:4(1-15)Online publication date: 10-Mar-2014
https://dl.acm.org/doi/10.1145/2560036
Show More Cited By

View Options

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Article

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

Media

Figures

Other

Tables

View Issue’s Table of Contents