Quality-time tradeoffs in simulated annealing for VLSI placement | IEEE Conference Publication | IEEE Xplore