Article

Full-custom vs. standard-cell design flow: an adder case study

Authors:

Henrik Eriksson,

Per Larsson-Edefors,

Tomas Henriksson,

Christer SvenssonAuthors Info & Claims

ASP-DAC '03: Proceedings of the 2003 Asia and South Pacific Design Automation Conference

Pages 507 - 510

https://doi.org/10.1145/1119772.1119877

Published: 21 January 2003 Publication History

Get Access

Abstract

Full-custom design is considered superior to standard-cell design when a high-performance circuit is requested. The structured routing of critical wires is considered to be the most important contributor to this performance gap. However, this is only true for bitsliced designs, such as ripple-carry adders, but not for designs with inter-bitslice interconnections spanning several bitslices, such as tree adders and reduction-tree multipliers. It is found that standard-cell design techniques scale better with the data width than full-custom bitsliced layouts for designs dominated by inter-bitslice interconnections.

References

[1]

C. A. Gray, M. J. S. Smith, J. Rowson, and M. O'Brian, "A Comparison of an ASIC Synthesized Design to a Schematic Entry Design for a Viterbi Decoder", In Proceedings of the 1991 Custom Integrated Circuits Conference, 1991, pp. 11.1.1--11.1.4.

Crossref

Google Scholar

[2]

D. G. Chinnery and K. Keutzer, "Closing the Gap Between ASIC and Custom: An ASIC Perspective", In Proceedings of the 2000 Design Automation Conference, 2000, pp. 637--642.

Digital Library

Google Scholar

[3]

W. J. Dally and A. Chang, "The Role of Custom Design in ASIC Chips", In Proceedings of the 2000 Design Automation Conference, 2000, pp. 643--647.

Digital Library

Google Scholar

[4]

T. Han and D. A. Carlson "Fast Area-Efficient VLSI Adders", In Proceedings of the 8th IEEE Symposium on Computer Arithmetic, 1987, pp. 49--56.

Google Scholar

[5]

S. Knowles, "A Family of Adders", In Proceedings of the 15th IEEE Symposium on Computer Arithmetic, 2001, pp. 277--281.

Digital Library

Google Scholar

[6]

A. M. Shams and M. A. Bayoumi, "A Novel High-Performance CMOS 1-Bit Full Adder Cell", IEEE Transactions on Circuits and Systems-II: Analog and Digital Signal Processing, vol. 47, no. 5, pp. 478--481, 2000.

Crossref

Google Scholar

[7]

S. K. Mathew, R. K. Krishnamurthy, M. A. Anders, R. Rios, K. R. Mistry, and K. Soumyanath, "Sub-500-ps 64-b ALUs in 0.18-μm SOI/Bulk CMOS: Design and Scaling Trends", IEEE Journal of Solid-State Circuits, vol. 36, no. 11, pp. 1636--1646, 2001.

Crossref

Google Scholar

Cited By

View all

Fuente-Cortes GEspinosa Flores-Verdad GDíaz-Méndez AGonzalez-Diaz V(2024)A Non-Linear Successive Approximation Finite State Machine for ADCs with Robust PerformanceElectronics10.3390/electronics1314275613:14(2756)Online publication date: 13-Jul-2024
https://doi.org/10.3390/electronics13142756
Ji HKim JChoi JLee J(2024)LayNet: Layout Size Prediction for Memory Design Using Graph Neural Networks in Early Design Stage2024 29th Asia and South Pacific Design Automation Conference (ASP-DAC)10.1109/ASP-DAC58780.2024.10473802(484-490)Online publication date: 22-Jan-2024
https://doi.org/10.1109/ASP-DAC58780.2024.10473802
Abugharbieh KMarar H(2019)Integrating multiple state‐of‐the‐art computer‐aided design tools in microelectronics circuit design classesComputer Applications in Engineering Education10.1002/cae.2214327:5(1156-1167)Online publication date: 23-Jul-2019
https://doi.org/10.1002/cae.22143
Show More Cited By

Full-custom vs. standard-cell design flow: an adder case study
1. Hardware
  1. Integrated circuits

Recommendations

Ultralow-power adiabatic circuit semi-custom design
Nanoelectronic circuits and systems

This brief shows that a conventional semi-custom design-flow based on a positive feedback adiabatic logic (PFAL) cell library allows any VLSI designer to design and verify complex adiabatic systems (e.g., arithmetic units) in a short time and easy way, ...
Legalization algorithm for multiple-row height standard cell design
DAC '16: Proceedings of the 53rd Annual Design Automation Conference

Typical standard cell placement algorithms assume that all cells are of the same height such that cells can be aligned along the placement rows. However, modern standard cell designs are getting more complicated and multiple-row height cell becomes more ...
A cell and macrocell compiler for GaAs VLSI full-custom design
DATE '98: Proceedings of the conference on Design, automation and test in Europe

A Gallium Arsenide automated layout generation system (OLYMPO) for SSI, MSI and LSI circuits used in GaAs VLSI design has been developed. We introduce a full-custom layout style, called RN-based cell model, that it is suited to generate low self-...

Comments

Information & Contributors

Information

Published In

ASP-DAC '03: Proceedings of the 2003 Asia and South Pacific Design Automation Conference

January 2003

865 pages

ISBN:0780376609

DOI:10.1145/1119772

General Chair:
Hiroto Yasuura

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 21 January 2003

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Qualifiers

Article

Acceptance Rates

Overall Acceptance Rate 466 of 1,454 submissions, 32%

Upcoming Conference

ASPDAC '25

Sponsor:
sigda

30th Asia and South Pacific Design Automation Conference

January 20 - 23, 2025

Tokyo , Japan

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

11
Total Citations
View Citations
695
Total Downloads

Downloads (Last 12 months)24
Downloads (Last 6 weeks)2

Reflects downloads up to 14 Sep 2024

Other Metrics

View Author Metrics

Citations

Cited By

View all

Fuente-Cortes GEspinosa Flores-Verdad GDíaz-Méndez AGonzalez-Diaz V(2024)A Non-Linear Successive Approximation Finite State Machine for ADCs with Robust PerformanceElectronics10.3390/electronics1314275613:14(2756)Online publication date: 13-Jul-2024
https://doi.org/10.3390/electronics13142756
Ji HKim JChoi JLee J(2024)LayNet: Layout Size Prediction for Memory Design Using Graph Neural Networks in Early Design Stage2024 29th Asia and South Pacific Design Automation Conference (ASP-DAC)10.1109/ASP-DAC58780.2024.10473802(484-490)Online publication date: 22-Jan-2024
https://doi.org/10.1109/ASP-DAC58780.2024.10473802
Abugharbieh KMarar H(2019)Integrating multiple state‐of‐the‐art computer‐aided design tools in microelectronics circuit design classesComputer Applications in Engineering Education10.1002/cae.2214327:5(1156-1167)Online publication date: 23-Jul-2019
https://doi.org/10.1002/cae.22143
Gibiluka MMoreira MNeto WCalazans Nde Lima Monteiro DTorres FIndrusiak L(2016)A standard cell characterization flow for non-standard voltage suppliesProceedings of the 29th Symposium on Integrated Circuits and Systems Design: Chip on the Mountains10.5555/3145862.3145872(1-6)Online publication date: 29-Aug-2016
https://dl.acm.org/doi/10.5555/3145862.3145872
Zgheib GLortkipanidze MOwaida MNovo DIenne PChen DGreene J(2016)FPRESSOProceedings of the 2016 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays10.1145/2847263.2847280(80-89)Online publication date: 21-Feb-2016
https://dl.acm.org/doi/10.1145/2847263.2847280
Chae JMougeat PFrancois JChotin-Avot RMehrez H(2014)A reference-based specification tool for creating reliable library development specifications2014 IEEE 12th International New Circuits and Systems Conference (NEWCAS)10.1109/NEWCAS.2014.6934001(133-136)Online publication date: Jun-2014
https://doi.org/10.1109/NEWCAS.2014.6934001
Moreira MCalazans N(2013)Design of standard-cell libraries for asynchronous circuits with the ASCEnD flow2013 IEEE Computer Society Annual Symposium on VLSI (ISVLSI)10.1109/ISVLSI.2013.6654647(217-218)Online publication date: Aug-2013
https://doi.org/10.1109/ISVLSI.2013.6654647
Moreira MOliveira CCalazans NOst L(2013)LiChEnProceedings of the 2013 Euromicro Conference on Digital System Design10.1109/DSD.2013.105(933-940)Online publication date: 4-Sep-2013
https://dl.acm.org/doi/10.1109/DSD.2013.105
Moreira MOliveira BPontes JCalazans N(2011)A 65nm standard cell set and flow dedicated to automated asynchronous circuits design2011 IEEE International SOC Conference10.1109/SOCC.2011.6085103(99-104)Online publication date: Sep-2011
https://doi.org/10.1109/SOCC.2011.6085103
Sharma TSingh BSharma KArora N(2010)High speed, low power 8t full adder cell with 45% improvement in threshold loss problemProceedings of the 12th international conference on Networking, VLSI and signal processing10.5555/1820538.1820584(272-276)Online publication date: 20-Feb-2010
https://dl.acm.org/doi/10.5555/1820538.1820584
Show More Cited By

View Options

Get Access

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Cited By

Recommendations

Ultralow-power adiabatic circuit semi-custom design

Legalization algorithm for multiple-row height standard cell design

A cell and macrocell compiler for GaAs VLSI full-custom design

Comments

Published In

Sponsors

Publisher

Publication History

Permissions

Check for updates

Qualifiers

Acceptance Rates

Upcoming Conference

Other Metrics

Article Metrics

Other Metrics

Cited By

Login options

Full Access

PDF

eReader

Abstract

References

Cited By

Recommendations

Ultralow-power adiabatic circuit semi-custom design

Legalization algorithm for multiple-row height standard cell design

A cell and macrocell compiler for GaAs VLSI full-custom design

Comments

Information

Published In

Sponsors

Publisher

Publication History

Permissions

Check for updates

Qualifiers

Acceptance Rates

Upcoming Conference

Contributors

Other Metrics

Bibliometrics

Article Metrics

Other Metrics

Citations

Cited By

Get Access

Login options

Full Access

View options

PDF

eReader

Figures

Other

Share

Share this Publication link

Share on social media

Affiliations