skip to main content
article

From chaos to QoS: case studies in CMP resource management

Published: 01 March 2007 Publication History

Abstract

As more and more cores are enabled on the die of future CMP platforms, we expect that several diverse workloads will run simultaneously on the platform. A key example of this trend is the growth of virtualization usage models. When multiple virtual machines or applications or threads run simultaneously, the quality of service (QoS) that the platform provides to each individual thread is non-deterministic today. This occurs because the simultaneously running threads place very different demands on the shared resources (cache space, memory bandwidth, etc) in the platform and in most cases contend with each other. In this paper, we first present case studies that show how this results in non-deterministic performance. Unlike the compute resources managed through scheduling, platform resource allocation to individual threads cannot be controlled today. In order to provide better determinism and QoS, we then examine resource management mechanisms and present QoS-aware architectures and execution environments. The main contribution of this paper is the architecture feasibility analysis through prototypes that allow experimentation with QoS-Aware execution environments and architectural resources. We describe these QoS prototypes and then present preliminary case studies of multi-tasking and virtualization usage models sharing one critical CMP resource (last-level cache). We then demonstrate how proper management of the cache resource can provide service differentiation and deterministic performance behavior when running disparate workloads in future CMP platforms.

References

[1]
Azul Compute Appliance," Azul Systems, can be found at http://www.azulsystems.com/products/cpools_cappliance.html
[2]
P. Barham, et al, "Xen and the Art of Virtualization", In the Proceedings of the ACM Symposium on Operating Systems Principles (SOSP), October 2003
[3]
D. Chandra, F. Guo, S. Kim and Y. Solihin, "Predicting inter-thread cache contention on a chip multiprocessor architecture", In Proc. 11th International Symposium on High Performance Computer Architecture (HPCA), Feb 2005
[4]
T. Deshane, D. Dimatos, et al., "Performance Isolation of a Misbehaving Virtual Machine with Xen. VMWare and Solaris Containers,", submitted to USENIX 2006; also at http://people.clarkson.edu/~jnm/publications/isolationOfMisbehavingVMs.pdf
[5]
L. Hsu, S. Reinhardt, R. Iyer and S. Makineni, "Communist, Utilitarian, and Capitalist Cache Policies on CMPs: Caches as a Shared Resource," International Conference on Parallel Architectures and Compilation Techniques (PACT), 2006
[6]
R. P. Goldberg, "Survey of virtual machine research," IEEE Computer, 34--45, 1974.
[7]
Intel Corporation. "Intel Dual-Core Processors -- The First in the Multi-core Revolution," http://www.intel.com/technology/computing/dual-core/
[8]
R. Iyer, "CASPER: Cache Architecture, Simulation and Performance Exploration using Re-streams," Intel's Design and Test Technology Conference (DTTC), 2001.
[9]
R. Iyer, "CQoS: A Framework for Enabling QoS in Shared Caches of CMP Platforms," 18th Annual International Conference on Supercomputing (ICS'04), July 2004.
[10]
C. Kim, D. Burger, S. W. Keckler, "Nonuniform Cache Architectures for Wire-Delay Dominated On-Chip Caches," IEEE Micro 23(6): 99--107 (2003)
[11]
S. Kim, D. Chandra, and Y. Solihin, "Fair Cache Sharing and Partitioning in a Chip Multiprocessor Architecture", in Proc. Of the 13th International Conference on Parallel Architectures and Complication Technique (PACT), Sep-Oct 2004
[12]
K. Krewell, "Best Servers of 2004: Where Multicore is Norm." Microprocessor Report, www.mpronline.com, Jan 2005.
[13]
K. Olukotun, B. A. Nayfeh, et. al., "The case for a single-chip multiprocessor," Proceedings of the 7th International Conference on Architectural support for Programming Languages and Operating Systems, October 01--04, 1996.
[14]
N. Rafique, et al, "Architectural Support for Operating System-Driven CMP Cache Management", International Conference on Parallel Architectures and Compilation Techniques (PACT), 2006
[15]
M. Rosenblum and T. Garfinkel: Virtual Machine Monitors: Current Technology and Future Trends. IEEE Computer 38(5): 39--47(2005)
[16]
"SPEC", http://www.spec.org/cpu2000/
[17]
R. Uhlig, et al., "Intel Virtualization Technology," IEEE Computer, 2005.
[18]
R. Uhlig, R. Fishtein, et. al., "SoftSDV: A Presilicon Software Development Environment for the IA-64 Architecture", Intel Technology Journal, Q4, 1999. (http://www.intel.com/technology/itj)

Cited By

View all

Recommendations

Comments

Information & Contributors

Information

Published In

cover image ACM SIGARCH Computer Architecture News
ACM SIGARCH Computer Architecture News  Volume 35, Issue 1
March 2007
153 pages
ISSN:0163-5964
DOI:10.1145/1241601
Issue’s Table of Contents

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 01 March 2007
Published in SIGARCH Volume 35, Issue 1

Check for updates

Qualifiers

  • Article

Contributors

Other Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

  • Downloads (Last 12 months)4
  • Downloads (Last 6 weeks)0
Reflects downloads up to 03 Jan 2025

Other Metrics

Citations

Cited By

View all

View Options

Login options

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Media

Figures

Other

Tables

Share

Share

Share this Publication link

Share on social media