skip to main content
10.1145/1785481.1785514acmconferencesArticle/Chapter ViewAbstractPublication PagesglsvlsiConference Proceedingsconference-collections
poster

Deterministic broadside test generation for transition path delay faults

Published: 16 May 2010 Publication History

Abstract

A deterministic broadside test generation procedure is proposed for transition path delay faults. Under this fault model, a path delay fault is detected if and only if all the individual transition faults along the path are detected by the same test. This is important for detecting both small and large delay defects. To handle the complexity of test generation, the procedure consists of five sub-procedures: a test generation procedure for transition faults, a preprocessing procedure that identifies undetectable transition path delay faults without performing test generation, a fault simulation procedure that identifies transition path delay faults that are detected by the tests for transition faults, a heuristic procedure similar to dynamic test compaction for transition faults that generates tests without backtracking on decisions made for previously detected faults, and a complete branch-and-bound procedure. Experimental results show that for most of the transition path delay faults in benchmark circuits either a test is found or the fault is identified as undetectable.

References

[1]
Z. Barzilai and B. Rosen, "Comparison of AC self-testing procedures," in Proc. Int. Test Conf., 1983, pp. 89--94.
[2]
J. L. Carter, V. S. Iyengar, and B. K. Rosen, "Efficient test coverage determination for delay faults," in Proc. Int. Test Conf., 1987, pp. 418--427.
[3]
G. L. Smith, "Model for delay faults based upon paths," in Proc. Int. Test Conf., 1985, pp. 342--349.
[4]
I. Pomeranz, S. M. Reddy, and J. H. Patel, "On double transition faults as a delay fault model," in Proc. Great Lakes Symp. VLSI, 1996, pp. 282--287.
[5]
K. Heragu, J. H. Patel, and V. D. Agrawal, "Segment delay faults: A new fault model," in Proc. 14th VLSI Test Symp., 1996, pp. 32--39.
[6]
M. Sharma and J. H. Patel, "Testing of critical paths for delay faults," in Proc. Int. Test Conf., 2001, pp. 634--641.
[7]
Y. Shao, I. Pomeranz, and S. M. Reddy, "On generating high quality tests for transition faults," in Proc. Asian Test Symp., 2002, pp. 1--8.
[8]
I. Pomeranz and S. M. Reddy, "Transition Path Delay Faults: A New Path Delay Fault Model for Small and Large Delay Defects," IEEE Trans. VLSI Syst., Vol. 16, No. 1, January 2008, pp.98--107.
[9]
P. Goel and B. C. Rosales, "Test Generation and Dynamic Compaction of Tests," Digest of Papers 1979 Test Conf., pp. 189--192, October 1979.
[10]
M. Abramovici, J. J. Kulikowski, P. R. Menon, and D. T. Miller, "SMART and FAST: Test Generation for VLSI Scan-Design Circuits," IEEE Design & Test of Computers, Vol. 3, No. 4, pp.43--54, August, 1986.
[11]
I. Pomeranz, L. N. Reddy, and S. M. Reddy, "COMPACTEST: A Method to Generate Compact Test Sets for Combinational Circuits," in Proc. Int. Test Conf., 1991, pp194--203.
[12]
J. Rajski and H. Cox, "A method to calculate necessary assignments in algorithmic test pattern generation," in Proc. Int. Test Conf., 1990, pp. 25--34.

Cited By

View all

Index Terms

  1. Deterministic broadside test generation for transition path delay faults

      Recommendations

      Comments

      Information & Contributors

      Information

      Published In

      cover image ACM Conferences
      GLSVLSI '10: Proceedings of the 20th symposium on Great lakes symposium on VLSI
      May 2010
      502 pages
      ISBN:9781450300124
      DOI:10.1145/1785481
      Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

      Sponsors

      In-Cooperation

      • IEEE CEDA
      • IEEE CASS

      Publisher

      Association for Computing Machinery

      New York, NY, United States

      Publication History

      Published: 16 May 2010

      Permissions

      Request permissions for this article.

      Check for updates

      Author Tags

      1. broadside test
      2. deterministic test generation
      3. path delay fault
      4. transition fault

      Qualifiers

      • Poster

      Conference

      GLSVLSI '10
      Sponsor:
      GLSVLSI '10: Great Lakes Symposium on VLSI 2010
      May 16 - 18, 2010
      Rhode Island, Providence, USA

      Acceptance Rates

      Overall Acceptance Rate 312 of 1,156 submissions, 27%

      Upcoming Conference

      GLSVLSI '25
      Great Lakes Symposium on VLSI 2025
      June 30 - July 2, 2025
      New Orleans , LA , USA

      Contributors

      Other Metrics

      Bibliometrics & Citations

      Bibliometrics

      Article Metrics

      • Downloads (Last 12 months)0
      • Downloads (Last 6 weeks)0
      Reflects downloads up to 08 Feb 2025

      Other Metrics

      Citations

      Cited By

      View all

      View Options

      Login options

      View options

      PDF

      View or Download as a PDF file.

      PDF

      eReader

      View online with eReader.

      eReader

      Figures

      Tables

      Media

      Share

      Share

      Share this Publication link

      Share on social media