article

A two-layer library-based approach to synthesis of analog systems from VHDL-AMS specifications

Authors:

Adrian Nunez-Aldana,

Ranga VemuriAuthors Info & Claims

ACM Transactions on Design Automation of Electronic Systems (TODAES), Volume 9, Issue 2

Pages 238 - 271

https://doi.org/10.1145/989995.990000

Published: 01 April 2004 Publication History

Abstract

This paper presents a synthesis methodology for analog systems described using VHDL-AMS language. Synthesis produces net-lists of analog components that are selected from a library, and sized so that specified objectives (like AC response, signal to noise ratio, dynamic range, area) are optimized. The gap between abstract specifications and implementations is bridged using a two-layered methodology. The first layer is architecture generation. The second layer is component synthesis and constraint transformation. Architecture generation employs the branch-and-bound algorithm to create architectural alternatives for a system. Component synthesis and constraint transformation use a directed interval based genetic algorithm that operates on parameter ranges. The performance estimation engine embeds technology process parameters, SPICE models for basic circuits, and symbolic composition equations for basic structural configurations. The paper discusses the VHDL-AMS subset for synthesis. The subset offers the composition semantics. As a result, specifications offer sufficient insight into the system structure to allow automated architecture generation. To justify the flexibility of the methodology, the paper presents results for three case studies, a signal conditioning system, a filter, and an analog to digital converter. Experiments show that constraint-satisfying designs can be synthesized in a short time, at a low cost, and without requesting broad knowledge on analog circuits.

References

[1]

Antao, B. and Brodersen, A. 1995. ARCHGEN: Automated Synthesis of Analog Systems. IEEE Trans. Very Large Scale Integ. (VLSI) Systems 3, 2 (June), 231--244.

[2]

Arsintescu, B. G., Charbon, E., Malavasi, E., Choudhury, U., and Kao, W. H. 1998. General AC Constraint Transformation for Analog ICs. Proceedings of the Design Automation Conference. 38--43.

[3]

Astrom, K. J. and Wittenmark, B. 1995. Adaptive Control. Addison-Wesley.

[4]

Campisi, P. 1998. A CMOS Analog Cell Library for Analog Synthesis Systems. Master of Science Thesis, University of Cincinnati.

[5]

Carley, L. R., Gielen, G., Rutenbar, R., and Sansen, W. 1996. Synthesis Tools for Mixed-Signal ICs: Progress on Frontend and Backend Strategies. Proceedings of the Design Automation Conference, 298--303.

[6]

Chang, H. Charbon, E., Choudhury, U., Demir, A., Felt, E., Liu, E., Malvasi, A., Sangiovanni-Vincent, A., and Vassiliou, I. 1997. A Top-Down Constraint Driven Methodology for Analog Integrated Circuits. Kluwer Academic.

[7]

Cherry, J. and Snelgrove, W. M. 2000. Continuous-Time Delta-Sigma Modulators for High-Speed A/D Conversion, Kluwer.

[8]

Christen, E. and Bakalar, K. 1999. VHDL-AMS---A Hardware Description Language for Analog and Mixed-Signal Applications. IEEE Trans. Circ. Syst. II 46, 10 (Oct.), 1263--1272.

[9]

Cohn, J. M., Garrod, D., Rutenbar, R., and Carley, L. 1991. KOAN/ANAGRAM II: New Tools for Device-Level Analog Placement and Routing. IEEE Journal of Solid-State Circuits, 26, 3 (March).

[10]

Dhanwada, N. R., Nunez, A., and Vemuri, R. 1999. Component Characterization and Constraint Transformation based on Directed Intervals for Analog Synthesis. Proceedings of the International Conference on VLSI Design.

[11]

Doboli, A. and Vemuri, R. 1998. The Definition of a VHDL-AMS Subset for Behavioral Synthesis of Analog Systems. Proceedings of the IEEE/VIUF International Workshop on Behavioral Modeling and Simulation, Orlando.

[12]

Doboli, A. and Vemuri, R. 1999a. A VHDL-AMS Compiler and Architecture Generator for Behavioral Synthesis of Analog Systems. Proceedings of the Design, Automation and Test in Europe Conference. 338--345.

[13]

Doboli, A. and Vemuri, R. 1999b. A Decomposition-based Symbolic Analysis Method for Analog Synthesis from Behavioral Specifications. In VLSI: Systems on a Chip, L. M. Silveira, S. Devadas, R. Reis, Eds. Kluwer, 305--317.

[14]

Doboli, A. 2000. Specification and Design-space Exploration for High-level Synthesis of Analog and Mixed-signal Systems. Ph.D. Thesis, Univ. of Cincinnati.

[15]

Doboli, A. and Vemuri, R. 2002. A Functional Specification Notation for Co-Design of Mixed Analog-Digital Systems. Proceedings of the Design, Automation and Test in Europe Conference, 760--767.

[16]

Doboli, A. and Vemuri, R. 2003. Behavioral Modeling for High-Level Synthesis of Analog and Mixed-Signal Systems from VHDL-AMS. IEEE Trans. Comput.-Aided Des. 22, 11, 1504--1520.

[17]

Donnay, S., Gielen, G., Sansen, W., Kruiskamp, W., Leenaerts, D., Baytaert, S., Marent, K., Buckens, M., and Das, C. 1996. Using Top-Down CAD Tools for Mixed Analog/Digital ASICs: a Practical Design Case. Analog Integrated Circuits and Signal Processing, Kluwer, 101--117.

[18]

Gielen, G. and Rutenbar, R. 2000. Computer Aided Design of Analog and Mixed-signal Integrated Circuits. Proc. IEEE 88, 12 (Dec.), 1825--1852.

[19]

Fernandez, F., Rodriguez-Vazquez, A., Martin, J., and Huertas, A. 1993. Formula Approximation for Flat And Hierarchical Symbolic Analysis. Analog Integrated Circuits and Signal Processing, Kluwer, 3, 43--58.

[20]

Fino, H., Franca, J., and Steiger Garcao, A. 1998. Symbolic Signal Flow Graph Methods in Switched-Capacitor Design. In Symbolic Analysis Techniques, F. Fernandez, A. Rodriguez-Vazquez, J. Huertas, and E. G. Gielen, Eds. IEEE Press.

[21]

Floyd, T. and Buchla, D. 1999. Fundamentals of Analog Circuits, Prentice Hall.

[22]

Franco, S. 1998. Design with Operational Amplifiers and Analog Integrated Circuits. McGraw Hill.

[23]

Franken, K., Vancorenland, P., and Gielen, G. 2000. DAISY: A Simulation-Based High-level Synthesis Tool for Sigma-delta Modulators. Proceedings of the ICCAD.

[24]

Ganesan, S. and Vemuri, R. 2000. Technology Mapping and Retargeting for Field Programmable Analog Arrays. Proceedings of Design, Automation and Test in Europe Conference. 58--64.

[25]

Gen, M. and Cheng, R. 1997. Genetic Algorithms and Engineering Design, John Wiley & Sons.

[26]

Ghezzi, C. and Jazayeri, M. 1998. Programming Language Concepts, John Wiley & Sons.

[27]

Gielen, G. and Sansen, W. 1991. Symbolic Analysis for Automated Design of Analog Integrated Circuits, Kluwer.

[28]

Grimm, C. and Waldschmidt, K. 1996. KIR---A graph-based model for description of mixed analog/digital systems. Proceedings of European Design Automation Conference.

[29]

Gregorian, R. and Temes, G. 1986. Analog MOS Integrated Circuits for Signal Processing. Wiley.

[30]

Herrera, F., Lozano, M., and Verdegay, J. L. 1995. Tackling Real-Coded Genetic Algorithms: Operators and Tools for Behavioral Analysis, Tech Rep. DECSAI-95107 (Feb.).

[31]

Horowitz, E. and Sahni, S. 1985. Fundamentals of Computer Algorithms, Computer Science Press.

[32]

Hosticka, B. J., Brockherde, W., Klinke, R., and Kokozinski, R. 1994. Design Methodology for Analog Monolithic Circuits. IEEE Trans. Circ. Syst.---I: Fundamental Theory and Applications 41, 5 (May), 387--394.

[33]

Krasnicki, M., Phelps, R., Rutenbar, R., and Carley, R. 1999. MAELSTROM: Efficient Simulation-Based Synthesis for Custom Analog Cells. Proceedings of the Design Automation Conference. 945--950.

[34]

Kruiskamp, W. and Leenaerts, D. 1995. DARWIN: CMOS opamp Synthesis by means of a Genetic Algorithm. Proceedings of the Design Automation Conference. 433--438.

[35]

Lampaert, K., Gielen, G., and Sansen, W. 1999. Analog Layout Generation for Performance and Manufacturability, Kluwer Academic Publishers.

[36]

Leyn, F., Daems, W., Gielen, G., and Sansen, W. 1997. A Behavioral Signal Path Modeling Methodology for Qualitative Insight in and Efficient Sizing of CMOS Opamps. In Proceedings of the ICCAD, 374--381.

[37]

Leenaerts, D. 1990. Application of Interval Analysis for Circuit Design. IEEE Trans. Circ. Syst. 37, 6 (June), 803--807.

[38]

Hershenson, M., Boyd, S., and Lee, T. 2001. Optimal design of a CMOS op-amp via Geometric Programming. IEEE Trans. CADICS 20, 1 (Jan.), 1--21.

[39]

Hershenson, M. 2002. Design of Pipeline Analog-to-Digital Converters via Geometric Programming. Proceedings of the ICCAD. 317--324.

[40]

Malavasi, E., Choudhury, U., and Sangiovanni-Vincentelli, A. 1990. A Routing Methodology for Analog Integrated Circuits. Proceedings of the ICCAD.

[41]

Maulik, P., Carley, R., and Rutenbar, R. 1993. A Mixed-Integer Nonlinear Programming Approach to Analog Circuit Synthesis. Proceedings of the Design Automation Conference. 698--703.

[42]

Medeiro, F., Perez-Verdu, A., and Rodriguez-Vazquez, A. 1999. Top-Down Design of High-Performance Sigma-Delta Modulators, Kluwer.

[43]

Nunez, A. and Vemuri, R. 1999. An Analog Performance Estimator for Improving the Effectiveness of CMOS Analog Systems Circuit Synthesis. Proceedings of the Design, Automation and Test in Europe Conference. 406--411.

[44]

Ochotta, E., Rutenbar, R., and Carley, R. 1996. Synthesis of high-performance analog circuits in ASTRX/OBLX. IEEE Trans. CADICS 15 (March), 273--294.

[45]

Ogata, K. 1990. Modern Control Engineering, Prentice-Hall.

[46]

Phelps, R., Krasnicki, M., Rutenbar, R., Carley, R., and Hellums, J. 2000. A Case Study of Synthesis for Industrial-Scale Analog IP: Redesign of the Equalizer/Filter Frontend for an ADSL CODEC. Proceedings of the Design Automation Conference. 1--6.

[47]

Press, W., Teukolsky, S., Vetterling, W., and Flannery, B. 1992. Numerical Recipes in C, Cambridge University Press.

[48]

Shi, R. and Tan, X. 2000. Canonical Symbolic Analysis of Large Analog Circuits with Determinant Decision Diagrams. IEEE Trans. CADICS 19 (Jan.), 1--18.

[49]

De Smedt, B. and Gielen, G. 2003. WATSON: Design Space Boundary Exploration and Model Generation for Analog and RF IC Design. IEEE Trans. CADICS 22, 2 (Feb.), 213--224.

[50]

Sripramong, T. and Toumazou, C. 2002. The Invention of Analog CMOS Amplifiers using Genetic Programming and Current-Flow Analysis. IEEE Trans. CADICS 21, 11 (Nov.), 1237--1252.

[51]

Stogdill, R. 1999. Dealing with Obsolete Parts. IEEE Design & Test of Computers (April--June), 17--25.

[52]

Tang, H., Zhang, H., and Doboli, A. 2003. Synthesis of Continuous-Time Filters and Analog to Digital Converters by Integrated Constraint Transformation, Placement and Routing. Proceedings of the Great Lakes Symposium on VLSI Design.

[53]

Trontely, J., Trontelj, L., and Shenton, G. 1989. Analog Digital ASIC Design, McGraw-Hill.

[54]

Vancorenland, P., Vander Plas, G., Steyaert, M., Gielen, G., and Sansen, W. 2001. A Layout-Aware Synthesis Methodology for RF Circuits. Proceedings of the ICCAD, 358--362.

[55]

Vassiliou, I., Chang, H., Demir, A., Charbon, E., Miliozzi, P., and Sangiovanni-Vincentelli, A. 1996. A Video Driver System Designed Using Top-Down, Constraint-Driven Methodology. Proceedings of the ICCAD. 463--468.

[56]

Damera-Venkata, N. and Evans, B. 1999. An Automated Framework for Multicriteria Optimization of Analog Filter Designs. IEEE Trans. Circ. Syst. II 46, 8 (Aug.), 981--990.

[57]

Wambacq, P., Gielen, G., and Sansen, W. 1998. Symbolic Network Analysis Methods for Practical Analog Integrated Circuits: A Survey. IEEE Trans. Circ. Syst. II: Analog and Digital Signal Processing 45, 10 (Oct.), 1331--1341.

[58]

Wambacq, P., Gielen, G., Kinget, P., and Sansen, W. 1999. High-Frequency Distortion Analysis of Analog Integrated Circuits. IEEE Trans. Circ. Syst. II: Analog and Digital Signal Processing 46, 3 (Mar.), 335--345.

Cited By

Duke RDoboli A(2022)Applications of diaLogic System in Individual and Team-based Problem-Solving Applications2022 IEEE International Symposium on Smart Electronic Systems (iSES)10.1109/iSES54909.2022.00156(706-711)Online publication date: Dec-2022
https://doi.org/10.1109/iSES54909.2022.00156
Passos FRoca ECastro-López RFernández FPassos FRoca ECastro-López RFernández F(2020)IntroductionAutomated Hierarchical Synthesis of Radio-Frequency Integrated Circuits and Systems10.1007/978-3-030-47247-4_1(1-24)Online publication date: 12-Jul-2020
https://doi.org/10.1007/978-3-030-47247-4_1
Kundu SMandal P(2018)An efficient method of Pareto-optimal front generation for analog circuitsAnalog Integrated Circuits and Signal Processing10.1007/s10470-017-1073-594:2(289-316)Online publication date: 1-Feb-2018
https://dl.acm.org/doi/10.1007/s10470-017-1073-5
Show More Cited By

Index Terms

A two-layer library-based approach to synthesis of analog systems from VHDL-AMS specifications
1. Hardware
  1. Electronic design automation

Recommendations

Towards high-level analog and mixed-signal synthesis from VHDL-AMS specifications: a case study for a sigma-delta analog-digital converter
Languages for system specification

This paper presents our experience on high-level synthesis of Σ - Δ analog to digital converters (ADC) from VHDL-AMS descriptions. The proposed VHDL-AMS subset for synthesis is discussed. The subset has the composition semantics, so that specifications ...
The Implementation of a VHDL-AMS to SPICE Converter
Special issue on mixed-signal design issues

The implementation of a VHDL-AMS to SPICE converter (Vhdl2Spice) to be inserted in a complete CAD environment [1] is described. Vhdl2Spice generates a SPICE netlist by tracing down the VHDL IIR parse tree available from the already existing VHDL analyzer. ...
VHDL-AMS in switched-current analog filter pair design based on a gyrator-capacitor prototype circuit

This paper presents an approach to a low-sensitivity design strategy for switched-current SI filter pairs based on a gyrator-capacitor prototype circuit. On the basis of a prototype filter, an SI counterpart circuit is obtained. Tools for SI filter ...

Comments

Information & Contributors

Information

Published In

cover image ACM Transactions on Design Automation of Electronic Systems

ACM Transactions on Design Automation of Electronic Systems Volume 9, Issue 2

April 2004

139 pages

ISSN:1084-4309

EISSN:1557-7309

DOI:10.1145/989995

Issue’s Table of Contents

Copyright © 2004 ACM.

Publisher

Association for Computing Machinery

New York, NY, United States

Journal Family

ACM Journals for the Design of Smart and Connected Systems

Publication History

Published: 01 April 2004

Published in TODAES Volume 9, Issue 2

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Author Tags

Qualifiers

Article

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

23
Total Citations
View Citations
899
Total Downloads

Downloads (Last 12 months)4
Downloads (Last 6 weeks)1

Reflects downloads up to 15 Jan 2025

Other Metrics

View Author Metrics

Citations

Cited By

Duke RDoboli A(2022)Applications of diaLogic System in Individual and Team-based Problem-Solving Applications2022 IEEE International Symposium on Smart Electronic Systems (iSES)10.1109/iSES54909.2022.00156(706-711)Online publication date: Dec-2022
https://doi.org/10.1109/iSES54909.2022.00156
Passos FRoca ECastro-López RFernández FPassos FRoca ECastro-López RFernández F(2020)IntroductionAutomated Hierarchical Synthesis of Radio-Frequency Integrated Circuits and Systems10.1007/978-3-030-47247-4_1(1-24)Online publication date: 12-Jul-2020
https://doi.org/10.1007/978-3-030-47247-4_1
Kundu SMandal P(2018)An efficient method of Pareto-optimal front generation for analog circuitsAnalog Integrated Circuits and Signal Processing10.1007/s10470-017-1073-594:2(289-316)Online publication date: 1-Feb-2018
https://dl.acm.org/doi/10.1007/s10470-017-1073-5
Lourenço NMartins RHorta NLourenço NMartins RHorta N(2016)Previous Works on Automatic Analog IC SizingAutomatic Analog IC Sizing and Optimization Constrained with PVT Corners and Layout Effects10.1007/978-3-319-42037-0_2(13-37)Online publication date: 30-Jul-2016
https://doi.org/10.1007/978-3-319-42037-0_2
Jiao FMontano SDoboli ANebel WAtienza D(2015)Knowledge-intensive, causal reasoning for analog circuit topology synthesis in emergent and innovative applicationsProceedings of the 2015 Design, Automation & Test in Europe Conference & Exhibition10.5555/2755753.2757078(1144-1149)Online publication date: 9-Mar-2015
https://dl.acm.org/doi/10.5555/2755753.2757078
Jiao FMontano SFerent CDoboli A(2015)I-Flows: A Novel Approach to Computational Intelligence for Analog Circuit Design Automation Through Symbolic Data Mining and Knowledge-Intensive ReasoningComputational Intelligence in Analog and Mixed-Signal (AMS) and Radio-Frequency (RF) Circuit Design10.1007/978-3-319-19872-9_1(3-28)Online publication date: 15-Jul-2015
https://doi.org/10.1007/978-3-319-19872-9_1
Lourenço RLourenço NHorta NLourenço RLourenço NHorta N(2015)Previous Works on Automated Analog IC SizingAIDA-CMK: Multi-Algorithm Optimization Kernel Applied to Analog IC Sizing10.1007/978-3-319-15955-3_2(7-16)Online publication date: 21-Feb-2015
https://doi.org/10.1007/978-3-319-15955-3_2
Patra A(2014)BibliographyNano-scale CMOS Analog Circuits10.1201/b16447-9(351-367)Online publication date: 25-Feb-2014
https://doi.org/10.1201/b16447-9
Doboli AUmbarkar ASubramanian VDoboli S(2014)Two experimental studies on creative concept combinations in modular design of electronic embedded systemsDesign Studies10.1016/j.destud.2013.10.00235:1(80-109)Online publication date: Jan-2014
https://doi.org/10.1016/j.destud.2013.10.002
Ferent CDoboli A(2013)Improving Design Feature Reuse in Analog Circuit Design through Topological-Symbolic Comparison and Design Concept CombinationAnalog/RF and Mixed-Signal Circuit Systematic Design10.1007/978-3-642-36329-0_4(77-99)Online publication date: 2013
https://doi.org/10.1007/978-3-642-36329-0_4
Show More Cited By

View Options

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Article

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

Media

Figures

Other

Tables

View Issue’s Table of Contents