skip to main content
10.1145/2627369.2627637acmconferencesArticle/Chapter ViewAbstractPublication PagesislpedConference Proceedingsconference-collections
research-article

Impact of process variation in inductive integrated voltage regulator on delay and power of digital circuits

Published: 11 August 2014 Publication History

Abstract

This paper analyzes the effect of variations in the parameters of an Integrated Voltage Regulator (IVR) and its impact on the power/performance of a system of IVR driven digital logic circuit. The coupled analysis of IVR and digital logic considering variations in the integrated passives, power train FETs and controller transistors shows, compared to an off-chip VR, variations in IVR induce much larger shifts in the operating frequency of the logic and total system power. Variations in the output filter passives cause most prominent variations in the system power and performance, particularly pronounced at low voltage operation of the core. We also show that the mean performance of the system can be traded-off to reduce the variability by modifying IVR parameters, such as controller zeroes or output capacitors.

References

[1]
Gardner, D.S. et. al., "Integrated on-chip inductors using magnetic material (invited)," Journal of Applied Physics, Apr 2008
[2]
A. V. Peterchev, et. al, "Architecture and IC implementation of a digital VRM controller," IEEE TPEL, Jan 2003
[3]
J. Wibben, et. al, "A High Efficiency DC-DC Converter Using 2nH On-Chip Inductors," IEEE VLSI Circuits, June 2007
[4]
P. Hazucha, et. al, "A 233-MHz 80%-87% efficient four-phase DC-DC converter utilizing air-core inductors on package," IEEE JSSC, April 2005
[5]
N. Sturcken, et. al, "A Switched-Inductor Integrated Voltage Regulator With Nonlinear Feedback and Network-on-Chip Load in 45 nm SOI," IEEE JSSC, Aug. 2012
[6]
N. Sturcken, et. al, "A 2.5D Integrated Voltage Regulator Using Coupled-Magnetic-Core Inductors on Silicon Interposer," IEEE ISSCC, Feb. 2012
[7]
N. Kurd, et. al, "Haswell, a Family of IA 22nm Processors" IEEE ISSCC, Feb. 2014
[8]
R. Rao, et. al, "Parametric yield estimation considering leakage variability," ACM DAC, July 2004
[9]
J. Morroni, et.al. "Adaptive tuning of digitally controlled switched mode power supplies based on desired phase margin," IEEE PESC June 2008
[10]
J. Morroni, et. al, "An Online Stability Margin Monitor for Digitally Controlled Switched-Mode Power Supplies," IEEE TPEL, November 2009.
[11]
W. Kim, et. al, "System level analysis of fast, per-core DVFS using on-chip switching regulators," IEEE HPCA Feb. 2008
[12]
http://www.coilcraft.com/do3316h.cfm#table
[13]
Agarwal, K. et. al. "In-situ measurement of variability in 45-nm SOI embedded DRAM arrays," IEEE VLSIC, June 2010.
[14]
http://www.ti.com/lit/ds/symlink/tps62290.pdf
[15]
S. Carlo, et. al, "On the potential of 3D integration of inductive DC-DC converter for high-performance power delivery," DAC, June 2013
[16]
A. Papoulis, Probability, Random Variables and Stochastic Processes, McGraw-Hill Education, Oct 25, 2001.

Cited By

View all

Index Terms

  1. Impact of process variation in inductive integrated voltage regulator on delay and power of digital circuits

      Recommendations

      Comments

      Information & Contributors

      Information

      Published In

      cover image ACM Conferences
      ISLPED '14: Proceedings of the 2014 international symposium on Low power electronics and design
      August 2014
      398 pages
      ISBN:9781450329750
      DOI:10.1145/2627369
      Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

      Sponsors

      Publisher

      Association for Computing Machinery

      New York, NY, United States

      Publication History

      Published: 11 August 2014

      Permissions

      Request permissions for this article.

      Check for updates

      Author Tags

      1. integrated voltage regulator
      2. process variation

      Qualifiers

      • Research-article

      Funding Sources

      Conference

      ISLPED'14
      Sponsor:

      Acceptance Rates

      ISLPED '14 Paper Acceptance Rate 63 of 184 submissions, 34%;
      Overall Acceptance Rate 398 of 1,159 submissions, 34%

      Contributors

      Other Metrics

      Bibliometrics & Citations

      Bibliometrics

      Article Metrics

      • Downloads (Last 12 months)4
      • Downloads (Last 6 weeks)0
      Reflects downloads up to 30 Dec 2024

      Other Metrics

      Citations

      Cited By

      View all
      • (2024)IntroductionDesign of Power Management Integrated Circuits10.1002/9781119123095.ch1(1-29)Online publication date: 17-May-2024
      • (2022)Analysis of the Effect of Hot Carrier Injection in An Integrated Inductive Voltage RegulatorProceedings of the ACM/IEEE International Symposium on Low Power Electronics and Design10.1145/3531437.3539710(1-6)Online publication date: 1-Aug-2022
      • (2020)A Digital Low-Dropout Regulator With Autotuned PID Compensator and Dynamic Gain Control for Improved Transient Performance Under Process Variations and AgingIEEE Transactions on Power Electronics10.1109/TPEL.2019.293049035:3(3242-3253)Online publication date: Mar-2020
      • (2019)Autotuning of Integrated Inductive Voltage Regulator Using On-Chip Delay Sensor to Tolerate Process and Passive VariationsIEEE Transactions on Very Large Scale Integration (VLSI) Systems10.1109/TVLSI.2019.291214127:8(1768-1778)Online publication date: Aug-2019
      • (2018)Performance based tuning of an inductive integrated voltage regulator driving a digital core against process and passive variations2018 Design, Automation & Test in Europe Conference & Exhibition (DATE)10.23919/DATE.2018.8342037(367-372)Online publication date: Mar-2018
      • (2018)Partitioning Methods for Interface Circuit of Heterogeneous 3-D-ICs Under Process VariationIEEE Transactions on Very Large Scale Integration (VLSI) Systems10.1109/TVLSI.2015.247777924:5(1626-1635)Online publication date: 29-Dec-2018
      • (2017)Smart Grid on Chip: Work Load-Balanced On-Chip Power DeliveryIEEE Transactions on Very Large Scale Integration (VLSI) Systems10.1109/TVLSI.2017.269964425:9(2538-2551)Online publication date: Sep-2017
      • (2017)An All-Digital Fully Integrated Inductive Buck Regulator With A 250-MHz Multi-Sampled Compensator and a Lightweight Auto-Tuner in 130-nm CMOSIEEE Journal of Solid-State Circuits10.1109/JSSC.2017.269324352:7(1825-1835)Online publication date: Jul-2017
      • (2016)An integrated inductive VR with a 250MHz all-digital multisampled compensator and on-chip auto-tuning of coefficients in 130nm CMOSESSCIRC Conference 2016: 42nd European Solid-State Circuits Conference10.1109/ESSCIRC.2016.7598339(453-456)Online publication date: Sep-2016
      • (2016)Fabrication and Integration of Ultrathin, High-Density, High-Frequency Ta Capacitors on Silicon for Power Modules2016 IEEE 66th Electronic Components and Technology Conference (ECTC)10.1109/ECTC.2016.270(1958-1963)Online publication date: May-2016
      • Show More Cited By

      View Options

      Login options

      View options

      PDF

      View or Download as a PDF file.

      PDF

      eReader

      View online with eReader.

      eReader

      Media

      Figures

      Other

      Tables

      Share

      Share

      Share this Publication link

      Share on social media