Apex Semiconductor’s Post

If you are interested in learning more about DFT, don’t forget to register for tomorrow’s webinar on how to leverage Veloce Emulation to validate Tessent DFT patterns, while also accelerating Power Analysis and Fault testing⚡️🏃♀️

Join Christian Dodd, Senior DFT Architect at Siemens EDA, in this latest Tessent webinar introducing the Tessent Streaming Scan Network. The webinar content will be beneficial for anyone inserting DFT on a design, regardless of running flat ATPG or scan pattern retargeting for a hierarchical design. In the webinar, Christian will explain how modern integrated circuit designs present huge challenges in their size, complexity and limited access, making them difficult to test using traditional scan access methods. He will then go on to demonstrate and illustrate the advantages of using Tessent Streaming Scan Network (SSN), a packetized scan delivery mechanism that efficiently delivers scan patterns for heterogenous and identical cores independent of top-level I/O resources. To learn more and to reserve your free webinar place, visit. https://sie.ag/75y9Fb #TessentStreamingScanNetwork #TessentSSN #chiplets #DFT #Tessent #DFTMarketLeader #SiemensEDA #3DIC #semiconductors

In this new Tessent webinar, Ron Press, Sr. Director of Technology Enablement, Tessent and Robert Serphillips, Product Manager, Verification, Siemens EDA, describe how Siemens emulation and silicon test solutions can work together to provide a smart DFT plug-and-play architecture for Veloce ICs. Key topics covered include: > Introduction to Veloce DFT App and how it helps validate Tessent DFT logic/patterns > DFT Power Profiling and Fault grading using Veloce Power App > Applying SSN to solve the Veloce chip design challenges Register today to discover how combining market-leading design-for-test (DFT) technologies with best-in-class netlist synthesis allows you to achieve DFT success more quickly. Learn more. https://sie.ag/5JfYJu #Veloce #TessentStreamingScanNetwork #TessentSSN #chiplets #DFT #Tessent #DFTMarketLeader #3DIC #semiconductors

#TechXchangeTuesday: Cadence Design Systems' #UCIe demo presents key features and interoperability support, and also discusses the future of #chiplet technology in high-performance #SoCs. Read more: https://bit.ly/3WPr2y7

Learn how Siemens emulation and silicon test solutions can work together to provide a smart DFT plug-and-play architecture for Veloce ICs from Ron Press, Sr. Director of Technology Enablement, Tessent and Robert Serphillips, Product Manager, Verification, Siemens EDA. With many customers, including those for emulation and IC test, facing challenges with scaling architectures, combining market-leading design-for-test (DFT) technologies with best-in-class netlist synthesis allows them to achieve DFT success more quickly. Agenda highlights include: > An introduction to Veloce DFT App and how it helps validate Tessent DFT logic/patterns > DFT Power Profiling and Fault grading using Veloce Power App > Applying SSN to solve the Veloce chip design challenges For more information and to reserve your free webinar place, visit: https://sie.ag/2wQU84 #Veloce #TessentStreamingScanNetwork #TessentSSN #chiplets #DFT #Tessent #DFTMarketLeader #SiemensEDA #3DIC #semiconductors

There's still time to register and join Ron Press, Sr. Director of Technology Enablement, Tessent and Robert Serphillips, Product Manager, Verification, Siemens EDA, for their live Tessent webinar next week. As well as explaining how Siemens emulation and silicon test solutions can work together to provide a smart DFT plug-and-play architecture for Veloce ICs, they will cover. > An introduction to Veloce DFT App and how it helps validate Tessent DFT logic/patterns > DFT Power Profiling and Fault grading using Veloce Power App > Applying SSN to solve the Veloce chip design challenges To discover how combining market-leading design-for-test (DFT) technologies with best-in-class netlist synthesis allows you to achieve DFT success more quickly, register today. https://sie.ag/QUNNR #Veloce #TessentStreamingScanNetwork #TessentSSN #chiplets #DFT #Tessent #DFTMarketLeader #3DIC #semiconductors

Heterogeneous ASIC and Chiplets on 2.5d and 3d stacks are the future as we continue to push physics and material limits. Read as Siemens' AJ Incorvaia, Sr. VP, Electronic Board Systems, EDA, talks with Françoise von Trapp in a recent 3D InCites podcast to discuss the evolution of EDA tools for advanced packaging and 3D ICs, including our newest software, Innovator3D IC. Read here - https://sie.ag/4ushfi #eda #semiconductor #3DIC

Photonics is rapidly becoming an integral part of electronic designs. To bridge the gap between traditional electronic design flows and optical design, advancements in design flows and automation are crucial.    Come visit the Cadence Design Systems booth #PTB6 at the VLSI Design Conference 2024 to learn how you can lay out and analyze photonic designs in the Virtuoso tools analog designers use every day. Talk with our experts about efficient flows that address the challenges of designing PICs. Discover how Cadence collaborates with industry leaders and ecosystem partners to develop an integrated electronic/photonic design automation (EPDA) environment built on the Cadence Virtuoso® custom design platform.   More details about the conference - https://vlsid.org/ Vishesh Kumar | Ashok kumar Karuppiah | Sanjay Gupta #VLSID2024 #Cadence #ChipDesign #photonics #FutureTech #SemiconductorRevolution

Alif Semiconductor addresses significant gaps in the marketplace for micro-controllers and high-end #GPU solutions, like the lack of #MachineLearning at the edge. By partnering with Cadence Design Systems, Alif is able to use Cadence’s state-of-the-art #EDA tools, such as the Cadence digital full flow and Arm’s Cortex and Ethos processors, to design complex #SoCs. Check out this video to learn more:

In a recent Synopsys Optical Solutions tech talk, Dr. Weimin Shi shed light on the importance of as-built system performance in optical design and manufacturing. He focused on unique approaches in CODE V and RSoft Photonic Device Tools for both conventional and emerging optical systems. The key takeaway was that getting the design right the first time is vital. This involves understanding potential fabrication errors, accurately modeling each error, and assessing its impact on as-built performance. By using Synopsys' suite of tools, designers can reduce sensitivity to manufacturing tolerances, balance performance and cost, and create high-performance, cost-effective optical systems. Read the full article: https://lnkd.in/dwYf-u-m #OpticalDesign #Manufacturing