Abstract: A high speed dynamic comparator is proposed. The speed of the comparator is improved by reducing the voltage of the shared nodes of the input ...
Abstract—A high speed dynamic comparator is proposed. The speed of the comparator is improved by reducing the voltage of the shared nodes of the input stage ...
The proposed comparator reduces the input referred noise by half and shows a better output driving capability when compared with the previous work.
The proposed comparator is compared with previous dynamic comparators. With same size input transistors and load capacitance, it is more than 1.2 times faster ...
The comparator consists of two stages, amplification and regenerative, comprising a total of 10 MOS transistors. The design is implemented in 65nm CMOS ...
63.2pS at 1.2V dynamic comparator in 65nm CMOS technology. 194-195. view ... Analysis of Performance Variation of Composite Logic in 7nm CMOS Technology Using SBD ...
63.2pS at 1.2V dynamic comparator in 65nm CMOS technology. ISOCC 2019: 194-195. [i1]. view. electronic edition @ arxiv.org (open access) · details & citations.
63.2PS AT 1.2V DYNAMIC COMPARATOR IN 65NM CMOS TECHNOLOGY .................................................... 194. Jun Yuan ; Xiaobin Tang. A 6NW SEVENTH ...
63.2pS at 1.2V dynamic comparator in 65nm CMOS technology. ISOCC 2019: 194-195. [c47]. view. electronic edition via DOI; unpaywalled version; references ...
63.2pS at 1.2V dynamic comparator in 65nm CMOS technology. ISOCC (2019). Rui Liu, Jun Yuan. Benchmark Time Series Database with IoTDB-Benchmark for IoT ...
In order to show you the most relevant results, we have omitted some entries very similar to the 10 already displayed.
If you like, you can repeat the search with the omitted results included. |