Article

Matrix datapath architecture for an iterative 4x4 MIMO noise whitening algorithm

Authors:

Geoff Knagge,

David Garrett,

Sivarama Venkatesan,

Chris NicolAuthors Info & Claims

GLSVLSI '03: Proceedings of the 13th ACM Great Lakes symposium on VLSI

Pages 153 - 156

https://doi.org/10.1145/764808.764848

Published: 28 April 2003 Publication History

Get Access

Abstract

This paper describes a power, speed and area efficient VLSI implementation of a noise whitening algorithm for a 4x4 MIMO channel. The architecture combines innovative use of Hermitian matrices to streamline the iterative calculations, with a 4x1 matrix row-column multiplier as the core component. The optimisations in the datapath reduce the power and latency needed to implement the algorithm. The Booth recoded complex multipliers use logic sharing to reduce power and complexity, and incorporate low-power sleep logic that does not increase the critical path. The design has been successfully synthesised in a 0.18μm, 1.8V CMOS technology, and has the potential to be adapted to other applications requiring matrix multiplication.

References

[1]

G. J. Foschini and M. J. Gans, "On limits of wireless communications in a fading environment when using multiple antennas," Wireless Personal Communications, vol. 6, pp. 311--335, March 1998.

Digital Library

Google Scholar

[2]

I. E. Telatar, "Capacity of multi-antenna gaussian channels," European Trans. Telecomm., vol. 10, pp. 585--596, November-December 1999.

Crossref

Google Scholar

[3]

S. Venkatesan, L. Mailaender, and J. Salz, "Iterative algorithms for noise whitening." Bell Labs Technical Memorandum, in preparation.

Google Scholar

[4]

C. R. Baugh and B. A. Wooley, "A two's complement parallel array multiplication algorithm," IEEE Transactions on Computers, vol. 22, pp. 1045--1047, December 1973.

Digital Library

Google Scholar

[5]

Y. B. Mahdy, S. A. Ali, and K. M. Shaaban, "Algorithm and two efficient implementations for complex multiplier," in Proceedings of ICECS, pp. 949--953, 1999.

Google Scholar

Cited By

View all

Knagge GBickerstaff MNinness BWeller SWoodward G(2009)A VLSI 8 × 8 MIMO Near-ML Detector with PreprocessingJournal of Signal Processing Systems10.1007/s11265-008-0222-656:2-3(229-247)Online publication date: 1-Sep-2009
https://dl.acm.org/doi/10.1007/s11265-008-0222-6
Knagge GDavis LWoodward GWeller S(2005)VLSI Preprocessing techniques for MUD and MIMO Sphere Detection2005 Australian Communications Theory Workshop10.1109/AUSCTW.2005.1624255(221-228)Online publication date: 2005
https://doi.org/10.1109/AUSCTW.2005.1624255
Venkatesan SMailaender LSatz J(2004)An iterative algorithm for computing a spatial whitening filterIEEE 5th Workshop on Signal Processing Advances in Wireless Communications, 2004.10.1109/SPAWC.2004.1439260(338-342)Online publication date: 2004
https://doi.org/10.1109/SPAWC.2004.1439260
Show More Cited By

Index Terms

Matrix datapath architecture for an iterative 4x4 MIMO noise whitening algorithm
1. Computer systems organization
  1. Architectures
2. Hardware
  1. Integrated circuits
    1. Logic circuits

Recommendations

Digit-Serial Complex-Number Multipliers on FPGAs

This paper presents an optimized implementation on FPGA of digit-serial Complex-Number Multipliers (CMs) using Booth recoding techniques and tree adders based on Carry Save (CS) and Ripple Carry Adders (RCA). This kind of Complex-Number multipliers can ...
Secondary Radix Recodings for Higher Radix Multipliers

For progressively higher radices, the reduction in partial products obtained by the well-known modified Booth multiplier recoding is offset by the need to precompute a rapidly increasing store of odd multiples of the multiplicand as inputs to each ...
To booth or not to booth

Booth Recoding is a commonly used technique to recode one of the operands in binary multiplication. In this way the implementation of a multipliers' adder tree can be improved in both cost and delay. The improvement due to Booth Recoding is said to be ...

Comments

Information & Contributors

Information

Published In

GLSVLSI '03: Proceedings of the 13th ACM Great Lakes symposium on VLSI

April 2003

320 pages

ISBN:1581136773

DOI:10.1145/764808

General Chair:
Mircea Stan
University of Virginia
,
Program Chairs:
David Garrett
Bell Labs Research, Lucent Technologies
,
Kazuo Nakajima
University of Maryland

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 28 April 2003

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Author Tags

Qualifiers

Article

Conference

GLSVLSI03

Sponsor:

GLSVLSI03: Great Lakes Symposium on VLSI 2003

April 28 - 29, 2003

D. C., Washington, USA

Acceptance Rates

Overall Acceptance Rate 312 of 1,156 submissions, 27%

Upcoming Conference

GLSVLSI '25

Sponsor:
sigda

Great Lakes Symposium on VLSI 2025

June 30 - July 2, 2025

New Orleans , LA , USA

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

5
Total Citations
View Citations
437
Total Downloads

Downloads (Last 12 months)1
Downloads (Last 6 weeks)0

Reflects downloads up to 17 Jan 2025

Other Metrics

View Author Metrics

Citations

Cited By

View all

Knagge GBickerstaff MNinness BWeller SWoodward G(2009)A VLSI 8 × 8 MIMO Near-ML Detector with PreprocessingJournal of Signal Processing Systems10.1007/s11265-008-0222-656:2-3(229-247)Online publication date: 1-Sep-2009
https://dl.acm.org/doi/10.1007/s11265-008-0222-6
Knagge GDavis LWoodward GWeller S(2005)VLSI Preprocessing techniques for MUD and MIMO Sphere Detection2005 Australian Communications Theory Workshop10.1109/AUSCTW.2005.1624255(221-228)Online publication date: 2005
https://doi.org/10.1109/AUSCTW.2005.1624255
Venkatesan SMailaender LSatz J(2004)An iterative algorithm for computing a spatial whitening filterIEEE 5th Workshop on Signal Processing Advances in Wireless Communications, 2004.10.1109/SPAWC.2004.1439260(338-342)Online publication date: 2004
https://doi.org/10.1109/SPAWC.2004.1439260
Garrett DDavis Lten Brink SHochwald BKnagge G(2004)Silicon complexity for maximum likelihood MIMO detection using spherical decodingIEEE Journal of Solid-State Circuits10.1109/JSSC.2004.83145439:9(1544-1552)Online publication date: Sep-2004
https://doi.org/10.1109/JSSC.2004.831454
Garrett DDavis Lten Brink SHochwald B(2003)APP processing for high performance MIMO systems [receiver symbol detector]Proceedings of the IEEE 2003 Custom Integrated Circuits Conference, 2003.10.1109/CICC.2003.1249401(271-274)Online publication date: 2003
https://doi.org/10.1109/CICC.2003.1249401

View Options

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Cited By

Index Terms

Recommendations

Digit-Serial Complex-Number Multipliers on FPGAs

Secondary Radix Recodings for Higher Radix Multipliers

To booth or not to booth

Comments

Published In

Sponsors

Publisher

Publication History

Permissions

Check for updates

Author Tags

Qualifiers

Conference

Acceptance Rates

Upcoming Conference

Other Metrics

Article Metrics

Other Metrics

Cited By

Login options

Full Access

PDF

eReader

Abstract

References

Cited By

Index Terms

Recommendations

Digit-Serial Complex-Number Multipliers on FPGAs

Secondary Radix Recodings for Higher Radix Multipliers

To booth or not to booth

Comments

Information

Published In

Sponsors

Publisher

Publication History

Permissions

Check for updates

Author Tags

Qualifiers

Conference

Acceptance Rates

Upcoming Conference

Contributors

Other Metrics

Bibliometrics

Article Metrics

Other Metrics

Citations

Cited By

Login options

Full Access

View options

PDF

eReader

Figures

Other

Share

Share this Publication link

Share on social media

Affiliations