Cited By
View all- Velayudham SRajagopal SVenkata Ramana Rao YKo S(2020)Power efficient error correction coding for on‐chip interconnection linksIET Computers & Digital Techniques10.1049/iet-cdt.2019.008214:6(299-312)Online publication date: Oct-2020
- Chintaiah NUmamaheswara Reddy G(2019)FPGA Implementation of Coding for Minimizing Delay and Power in SOC InterconnectsSoft Computing and Signal Processing10.1007/978-981-13-3393-4_44(427-435)Online publication date: 14-Feb-2019
- N CG. UMAMAHESWARA R(2017)CLASSIFICATION AND EVALUATION OF TRANSITION REDUCTION DATA ENCODING TECHNIQUES FOR LOW POWER SOC/NOC INTERCONNECTSi-manager’s Journal on Embedded Systems10.26634/jes.6.1.138956:1(35)Online publication date: 2017
- Show More Cited By