Cited By
View all- Iqbal ADaimi SChari K(2023)Performance Efficient and Fault Tolerant Approximate AdderJournal of Electronic Testing: Theory and Applications10.1007/s10836-023-06092-539:5-6(571-582)Online publication date: 11-Dec-2023
Fault tolerant adders are an important design paradigm to improve the robustness of the adder while at the same time improving the yield. The major downside of fault tolerant adders are the additional modules that are intrinsic to this design. On ...
SRAM-based FPGAs provide an attractive solution for building high-performance embedded computing systems. Fault tolerant mechanisms are usually implemented in FPGA-based critical systems to improve their vulnerability to transient faults. Most fault ...
FPGAs are applicable to implementation of fault tolerant systems due to their reconfigurability. Such fault tolerant systems can be classified according to recovering methods: fail-soft and stand-by-redundant systems. In this work, we propose a ...
Association for Computing Machinery
New York, NY, United States
Check if you have access through your login credentials or your institution to get full access on this article.
Sign in