Demonstrating BrainScaleS-2 Inter-Chip Pulse-Communication using EXTOLL
Authors: 
Tobias Thommes, Sven Bordukat, Andreas Grübl, Vitali Karasenko, Eric Müller, Johannes SchemmelAuthors Info & Claims
Tobias Thommes, Sven Bordukat, Andreas Grübl, Vitali Karasenko, Eric Müller, Johannes SchemmelAuthors Info & ClaimsPages 98 - 100
Abstract
The BrainScaleS-2 (BSS-2) Neuromorphic Computing System currently consists of multiple single-chip setups, which are connected to a compute cluster via Gigabit-Ethernet network technology. This is convenient for small experiments, where the neural networks fit into a single chip. When modeling networks of larger size, neurons have to be connected across chip boundaries. We implement these connections for BSS-2 using the EXTOLL networking technology. This provides high bandwidths and low latencies, as well as high message rates. Here, we describe the targeted pulse-routing implementation and required extensions to the BSS-2 software stack. We as well demonstrate feed-forward pulse-routing on BSS-2 using a scaled-down version without temporal merging.
References
[1]
Sebastian Billaudelle, Yannik Stradmann, Korbinian Schreiber, Benjamin Cramer, Andreas Baumbach, Dominik Dold, Julian Göltz, Akos F. Kungl, Timo C. Wunderlich, Andreas Hartel, Eric Müller, Oliver Breitwieser, Christian Mauch, Mitja Kleider, Andreas Grübl, David Stöckel, Christian Pehle, Arthur Heimbrecht, Philipp Spilger, Gerd Kriene, Vitali Karasenko, Walter Senn, Mihai A. Petrovici, Johannes Schemmel, and Karlheinz Meier. 2020. Versatile emulation of spiking neural networks on an accelerated neuromorphic substrate. In 2020 IEEE International Symposium on Circuits and Systems (ISCAS). IEEE. https://doi.org/10.1109/iscas45731.2020.9180741
[2]
Holger Fröning, Mondrian Nüssle, Heiner Litz, Christian Leber, and Ulrich Brüning. 2013. On achieving high message rates. In 2013 13th IEEE/ACM International Symposium on Cluster, Cloud, and Grid Computing. 498–505. https://doi.org/10.1109/CCGrid.2013.43
[3]
Andreas Grübl, Sebastian Billaudelle, Benjamin Cramer, Vitali Karasenko, and Johannes Schemmel. 2020. Verification and Design Methods for the BrainScaleS Neuromorphic Hardware System. Journal of Signal Processing Systems 92, 11 (2020), 1277–1292. https://doi.org/10.1007/s11265-020-01558-7
[4]
Vitali Karasenko. 2020. Von Neumann bottlenecks in non-von Neumann computing architectures. Ph.D. Dissertation. Universität Heidelberg. https://doi.org/10.1109/ICPP.2008.85
[5]
Heiner Litz, Holger Fröning, Mondrian Nüssle, and Ulrich Brüning. 2008. VELO: A novel communication engine for ultra-low latency message transfers. In 2008 37th International Conference on Parallel Processing. 238–245. https://doi.org/10.1109/ICPP.2008.85
[6]
Eric Müller, Elias Arnold, Oliver Breitwieser, Milena Czierlinski, Arne Emmel, Jakob Kaiser, Christian Mauch, Sebastian Schmitt, Philipp Spilger, Raphael Stock, Yannik Stradmann, Johannes Weis, Andreas Baumbach, Sebastian Billaudelle, Benjamin Cramer, Falk Ebert, Julian Göltz, Joscha Ilmberger, Vitali Karasenko, Mitja Kleider, Aron Leibfried, Christian Pehle, and Johannes Schemmel. 2022. A Scalable Approach to Modeling on Accelerated Neuromorphic Hardware. Frontiers in Neuromorphic Engineering(2022). Submitted.
[7]
Eric Müller, Christian Mauch, Philipp Spilger, Oliver Julien Breitwieser, Johann Klähn, David Stöckel, Timo Wunderlich, and Johannes Schemmel. 2020. Extending BrainScaleS OS for BrainScaleS-2. arXiv preprint (March 2020). http://arxiv.org/abs/2003.13750
[8]
Mondrian Nüssle, Benjamin Geib, Holger Fröning, and Ulrich Brüning. 2009. An FPGA-based custom high performance interconnection network. In 2009 International Conference on Reconfigurable Computing and FPGAs. IEEE, 113–118. https://doi.org/10.1109/ReConFig.2009.23
[9]
Mondrian Nüssle, Martin Scherer, and Ulrich Brüning. 2009. A resource optimized remote-memory-access architecture for low-latency communication. In 2009 International Conference on Parallel Processing. IEEE, 220–227. https://doi.org/10.1109/ICPP.2009.62
[10]
Christian Pehle, Sebastian Billaudelle, Benjamin Cramer, Jakob Kaiser, Korbinian Schreiber, Yannik Stradmann, Johannes Weis, Aron Leibfried, Eric Müller, and Johannes Schemmel. 2022. The BrainScaleS-2 Accelerated Neuromorphic System with Hybrid Plasticity. Frontiers in Neuroscience 16 (2022). https://doi.org/10.3389/fnins.2022.795876
[11]
Ajay Rajkumar and Michael D Turner. 2008. Packet aggregation for real time services on packet data networks. US Patent 7,391,769.
[12]
Johannes Schemmel, Sebastian Billaudelle, Philipp Dauer, and Johannes Weis. 2020. Accelerated Analog Neuromorphic Computing. arXiv preprint (2020). https://arxiv.org/abs/2003.11996
[13]
Johannes Schemmel, Daniel Brüderle, Andreas Grübl, Matthias Hock, Karlheinz Meier, and Sebastian Millner. 2010. A Wafer-Scale Neuromorphic Hardware System for Large-Scale Neural Modeling. In Proceedings of the 2010 IEEE International Symposium on Circuits and Systems (ISCAS). 1947–1950. https://doi.org/10.1109/ISCAS.2010.5536970
[14]
J. Schemmel, A. Grübl, S. Hartmann, A. Kononov, C. Mayr, K. Meier, S. Millner, J. Partzsch, S. Schiefer, S. Scholze, R. Schüffny, and M. Schwartz. 2012. Live demonstration: A scaled-down version of the BrainScaleS wafer-scale neuromorphic system. In Proceedings of the 2012 IEEE International Symposium on Circuits and Systems (ISCAS). 702–702. https://doi.org/10.1109/ISCAS.2012.6272131
[15]
Sebastian Schmitt, Johann Klähn, Guillaume Bellec, Andreas Grübl, Maurice Güttler, Andreas Hartel, Stephan Hartmann, Dan Husmann, Kai Husmann, Sebastian Jeltsch, Vitali Karasenko, Mitja Kleider, Christoph Koke, Alexander Kononov, Christian Mauch, Eric Müller, Paul Müller, Johannes Partzsch, Mihai A. Petrovici, Bernhard Vogginger, Stefan Schiefer, Stefan Scholze, Vasilis Thanasoulis, Johannes Schemmel, Robert Legenstein, Wolfgang Maass, Christian Mayr, and Karlheinz Meier. 2017. Neuromorphic Hardware In The Loop: Training a Deep Spiking Network on the BrainScaleS Wafer-Scale System. Proceedings of the 2017 IEEE International Joint Conference on Neural Networks (2017). https://doi.org/10.1109/IJCNN.2017.7966125
[16]
Tobias Thommes, Niels Buwen, Andreas Grübl, Eric Müller, Ulrich Brüning, and Johannes Schemmel. 2021. BrainScaleS Large Scale Spike Communication using Extoll. In 2021 8th Neuro Inspired Computational Elements Workshop (NICE’2020). peer-reviewed extended abstract incl. paper presentation.
Recommendations
Recurrent spiking neural network with dynamic presynaptic currents based on backpropagation
AbstractIn recent years, spiking neural networks (SNNs), which originated from the theoretical basis of neuroscience, have attracted neuromorphic computing and brain‐like computing due to their advantages, such as neural dynamics and coding mechanism, ...
A digital implementation of neuron-astrocyte interaction for neuromorphic applications
Recent neurophysiologic findings have shown that astrocytes play important roles in information processing and modulation of neuronal activity. Motivated by these findings, in the present research, a digital neuromorphic circuit to study neuron-...
Advancing interconnect density for spiking neural network hardware implementations using traffic-aware adaptive network-on-chip routers
The brain is highly efficient in how it processes information and tolerates faults. Arguably, the basic processing units are neurons and synapses that are interconnected in a complex pattern. Computer scientists and engineers aim to harness this ...
Comments
Information & Contributors
Information
Published In
Copyright © 2022 Owner/Author.
Permission to make digital or hard copies of part or all of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for third-party components of this work must be honored. For all other uses, contact the Owner/Author.
Publisher
Association for Computing Machinery
New York, NY, United States
Publication History
Published: 03 May 2022
Check for updates
Author Tags
Qualifiers
- Extended-abstract
- Research
- Refereed limited
Funding Sources
- Deutsche Forschungsgemeinschaft
- European Commission
- Helmholtz Association Initiative and Networking Fund (Advanced Computing Architectures, ACA)
- Bundesministerium für Bildung und Forschung
Conference
NICE 2022
NICE 2022: Neuro-Inspired Computational Elements Conference
March 28 - April 1, 2022
Virtual Event, USA
Acceptance Rates
Overall Acceptance Rate 25 of 40 submissions, 63%
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- 0Total Citations
- 48Total Downloads
- Downloads (Last 12 months)10
- Downloads (Last 6 weeks)2
Reflects downloads up to 01 Feb 2025
Other Metrics
Citations
View Options
Login options
Check if you have access through your login credentials or your institution to get full access on this article.
Sign inFull Access
View options
View or Download as a PDF file.
PDFeReader
View online with eReader.
eReaderHTML Format
View this article in HTML Format.
HTML Format